55917-1213 datasheet, PDF - EEWORLD Datasheet

55917-1213: DescriptionBoard Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Solder Kinked Leads Terminal, Locking, Yellow Insulator, Receptacle; CategoryThe connector The connector; File Size153KB，2 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home; Environmental Compliance

Download Datasheet Parametric View All

55917-1213 Overview

Board Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Solder Kinked Leads Terminal, Locking, Yellow Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Molex
Reach Compliance Code	compli
Other features	AUDIBLE CLICK CONFIRM MATING
Board mount options	POLARIZATION POST
body width	0.453 inch
subject depth	0.384 inch
body length	0.606 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrie
Contact point gender	MALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1000VAC V
Durability	30 Cycles
maximum insertion force	3.8086 N
Insulation resistance	1000000000 Ω
Insulator color	YELLOW
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e3
Plug contact pitch	0.079 inch
Match contact row spacing	0.197 inch
Installation option 1	LOCKING
Installation option 2	LATCHING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.0038 mm
polarization key	POLARIZED HOUSING
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.126 inch
Terminal pitch	2.0066 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	12
Evacuation force-minimum value	.2502 N

Bidirectional IO port simulation test: I am a beginner in FPGA. I designed it with schematic diagram, which has IO bidirectional port. When writing the test program during simulation, the following is relevant: wire [15:0] XDSP_DATA; //IO ...; xiaohesdu FPGA/CPLD

OLED Information: This is the OLED material that will be used in this event. Please pay attention to the rights and scope of use....; drjloveyou DIY/Open Source Hardware

PCB integrated circuit and component identification and testing experience: 1. Off-circuit detection This method is performed when the IC is not soldered into the circuit. In general, a multimeter can be used to measure the forward and reverse resistance values between each p...; ESD技术咨询 PCB Design

Flash memory basics (transferred): Reprinted from http://mp.weixin.qq.com/s?__biz=MzAwMDM4NTUyNw==&mid=402046550&idx=1&sn=0bdbcfcb31f90388751d0ff8035a433e&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url][font=SimSun]Currently, the vast majority o...; 白丁 FPGA/CPLD

"In-depth and Easy-to-understand Playing TI Sitara": "In-depth and Easy-to-understand Playing TI Sitara"...; yyhhgg DSP and ARM Processors

Mr. Zhang talks about how to become an excellent security engineer?: For newcomers, a common problem is that they are not clear about the development and prospects of the security industry, do not know where to start, how to start, what knowledge they should learn, and...; xyh_521 Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components