EEWORLDEEWORLDEEWORLD

Part Number

Search

GRM39C0G181J050AL

Description
CAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.00018uF, SURFACE MOUNT, 0603, CHIP
CategoryPassive components    capacitor   
File Size550KB,8 Pages
ManufacturerMurata
Websitehttps://www.murata.com
Download Datasheet Parametric View All

GRM39C0G181J050AL Overview

CAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.00018uF, SURFACE MOUNT, 0603, CHIP

GRM39C0G181J050AL Parametric

Parameter NameAttribute value
MakerMurata
package instruction, 0603
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.00018 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial numberGRM
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PLASTIC, 7 INCH
positive tolerance5%
Rated (DC) voltage (URdc)50 V
size code0603
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTIN
Terminal shapeWRAPAROUND
[Show samples]---TI's super fast delivery speed!!!
[i=s]This post was last edited by DavidZH on 2016-1-28 17:29[/i] I have applied for samples on TI's official website many times. This time, I was impressed by the speed: fast. It can be said to be a g...
DavidZH TI Technology Forum
Hey guys, what's the error below?
[color=rgb(0, 0, 0)][font="][size=10pt]"D:\software\Proteus 8 Professional\Tools\MAKE\RunTool.exe" --good-exits=0,1 --executable=BL51.exe "main.OBJ" TO "Debug.OMF"[/size][/font][/color][color=rgb(0, 0...
ruanpang 51mcu
Design and Research of Inverter Power Controller Based on TMS320F2812
[size=4]Design and Research of Inverter Power Controller Based on TMS320F2812[/size] [size=4][/size] [size=4] [/size] [size=4][/size]...
Jacktang DSP and ARM Processors
Errors in simulation?
I made 3 components myself. Their functions are check, latch and add. They are all successful when used separately. They can also be used together.However, when the output of check is connected to the...
clack411 FPGA/CPLD
DDR wiring requirements and winding equal length requirements in PCB design
This issue explains the DDR wiring requirements and equal length requirements in high-speed PCB design. Wiring requirements Data signal group: With the ground plane as a reference, provide a complete ...
板儿妹0517 PCB Design
Newbie looking for a guide
This is a completely unfamiliar development board. There is so much English that I can't complain....
972415444 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 30  2585  2079  1023  1525  1  53  42  21  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号