EEWORLDEEWORLDEEWORLD

Part Number

Search

MPC8548ECHXAUG

Description
32-BIT, 1333MHz, MICROPROCESSOR, CBGA783, 29 X 29 MM, 1 MM PITCH, FLIP CHIP, CERAMIC, BGA-783
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size844KB,151 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

MPC8548ECHXAUG Overview

32-BIT, 1333MHz, MICROPROCESSOR, CBGA783, 29 X 29 MM, 1 MM PITCH, FLIP CHIP, CERAMIC, BGA-783

MPC8548ECHXAUG Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNXP
Parts packaging codeBGA
package instructionBGA, BGA783,28X28,40
Contacts783
Reach Compliance Codecompli
ECCN code3A001.A.3
Address bus width64
bit size32
boundary scanYES
maximum clock frequency133 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-CBGA-B783
JESD-609 codee0
length29 mm
low power modeYES
Number of terminals783
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeBGA
Encapsulate equivalent codeBGA783,28X28,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.1,1.8/2.5,2.5/3.3 V
Certification statusNot Qualified
Maximum seat height3.38 mm
speed1333 MHz
Maximum supply voltage1.155 V
Minimum supply voltage1.045 V
Nominal supply voltage1.1 V
surface mountYES
technologyCMOS
Terminal surfaceTIN LEAD SILVER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width29 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR
Freescale Semiconductor
Data Sheet: Technical Data
Document Number: MPC8548E
Rev. 9, 02/2012
MPC8548E PowerQUICC III
Integrated Processor
Hardware Specifications
1
Overview
Contents
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . 10
Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 15
Input Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 19
DDR and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . . . 20
DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Enhanced Three-Speed Ethernet (eTSEC) . . . . . . . . 27
Ethernet Management Interface Electrical
Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Programmable Interrupt Controller . . . . . . . . . . . . . 53
JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
I
2
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
GPOUT/GPIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
PCI/PCI-X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 65
PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Serial RapidIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Package Description . . . . . . . . . . . . . . . . . . . . . . . . . 91
Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
System Design Information . . . . . . . . . . . . . . . . . . 135
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 145
Document Revision History . . . . . . . . . . . . . . . . . . 148
This section provides a high-level overview of the device
features. The following figure shows the major functional
units within the device.
Although this document is written from the perspective of
the MPC8548E, most of the material applies to the other
family members, such as MPC8547E, MPC8545E, and
MPC8543E. When specific differences occur, such as pinout
differences and processor frequency ranges, they are
identified as such.
For specific PVR and SVR numbers, see the
MPC8548E
PowerQUICC III Integrated Host Processor Reference
Manual.
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
© 2012 Freescale Semiconductor, Inc. All rights reserved.
This game is fun
....
wangkun2046 Embedded System
Serial port parity check problem under wince
I'm recently debugging a serial port program under WINCE, written using a common API. The code is found on the Internet, http://www.pcjx.net/htm/netp2/62195.html. Basically, all serial ports are like ...
DHCJOHN Embedded System
Modern processors and optimized code performance
Some features of modern processorsOne of the great achievements of modern processors is that they use a complex and unique processor structure in which multiple instructions can be executed in paralle...
fish001 Energy Infrastructure?
inductance
1. Definition of inductor. 1.1 Definition of inductance: Inductance is the ratio of the magnetic flux of the wire to the current that produces the alternating magnetic flux inside and around the wire ...
天使疯子 Energy Infrastructure?
Learn FPGA from Teacher Xia (12) Behavioral level and RTL level in Verilog
[flash]http://www.tudou.com/v/6MsKAkq208M/v.swf[/flash]...
soso FPGA/CPLD
TMS320F28035 ECAN interrupt sending and receiving
[i=s]This post was last edited by Hot Ximixiu on 2019-10-13 16:39[/i]Only after you are familiar with the CAN settings can you further introduce interrupts. Obviously, this is an advancement of TI chi...
火辣西米秀 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2525  1693  523  1288  2692  51  35  11  26  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号