EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT162827ATPVG8

Description
Bus Driver, FCT Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56
Categorylogic    logic   
File Size73KB,7 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

IDT74FCT162827ATPVG8 Overview

Bus Driver, FCT Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56

IDT74FCT162827ATPVG8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerRenesas Electronics Corporation
package instructionSSOP, SSOP56,.4
Reach Compliance Codecompli
Other featuresWITH DUAL OUTPUT ENABLE
Control typeENABLE LOW
seriesFCT
JESD-30 codeR-PDSO-G56
JESD-609 codee3
length18.415 mm
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of digits10
Number of functions2
Number of ports2
Number of terminals56
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE WITH SERIES RESISTOR
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP56,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
method of packingTR
Peak Reflow Temperature (Celsius)260
power supply5 V
Prop。Delay @ Nom-Su8 ns
propagation delay (tpd)15 ns
Certification statusNot Qualified
Maximum seat height2.794 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.493 mm
IDT74FCT162827AT/CT
FAST CMOS 20-BIT BUFFER
INDUSTRIAL TEMPERATURE RANGE
FAST CMOS
20-BIT BUFFER
IDT74FCT162827AT/CT
FEATURES:
0.5 MICRON CMOS Technology
High-speed, low-power CMOS replacement for ABT functions
Typical t
SK(o)
(Output Skew) < 250ps
Low input and output leakage
1µA (max.)
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
V
CC
= 5V ±10%
Balanced Output Drivers (±24mA)
Reduced system switching noise
Typical V
OLP
(Output Ground Bounce) < 0.6V at V
CC
= 5V,
T
A
= 25°C
Available in SSOP and TSSOP packages
DESCRIPTION:
The FCT162827T 20-bit buffers are built using advanced dual metal CMOS
technology. These 20-bit bus drivers provide high-performance bus interface
buffering for wide data/address paths or buses carrying parity. Two pair of
NAND-ed output enable controls offer maximum control flexibility and are
organized to operate the device as two 10-bit buffers or one 20-bit buffer. Flow-
through organization of signal pins simplifies layout. All inputs are designed with
hysteresis for improved noise margin.
The FCT162827T has balanced output drive with current limiting resistors.
This offers low ground bounce, minimal undershoot, and controlled output fall
times–reducing the need for external series terminating resistors. The
FCT162827T is a plug-in replacement for the FCT16827T and ABT16827 for
on-board interface applications.
FUNCTIONAL BLOCK DIAGRAM
1
1
OE
1
1
OE
2
56
2
OE
1
2
OE
2
28
29
1
A
1
55
2
1
Y
1
42
2
A
1
15
2
Y
1
TO NINE OTHER CHANNELS
TO NINE OTHER CHANNELS
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
© 2009 Integrated Device Technology, Inc.
SEPTEMBER 2009
DSC-5440/7
Senior people from well-known companies take on part-time FPGA jobs
[i=s] This post was last edited by zhumj116 on 2016-3-8 22:23 [/i] [color=#444444][font=微软雅黑, arial][size=16px] I worked in Datang Telecom for more than 5 years in FPGA design, and then continued to w...
zhumj116 Recruitment
Newbie questions about GrContextFontset
I want to know which header file GrContextFontset is included in. It keeps showing Undefined symbol GrContextFontset (referred from dddisplay.o). I can't reference the function normally? Can anyone te...
allyshenlin Microcontroller MCU
External interrupt flag cannot be cleared
When the MSP430 program is initialized, P2IFG=0X00, but when emulating, it is found that P2IFG=0x38, that is, 2.3, 2.4, 2.5 are always set and cannot be cleared. During the use of the program, the int...
yanzi_1987 MCU
A question about the instruction system of computer organization principle
A processor with an undetermined machine word length has two base registers (20 bits), two general register groups, each with 16 registers, and two instruction schemes: one with a 16-bit instruction w...
mekinglong Embedded System
28035 CCS is configured incorrectly, this warning appears
[align=left][color=#000][size=3]warning: entry-point symbol other than "_c_int00" specified:"code_start"[/size][/color][/align][align=left][color=#000][size=3]Description Resource Path Location Type e...
jiangjun Microcontroller MCU
I would like to ask: Can current FPGAs reach 3GHz?
I would like to ask: Can current FPGAs reach 3GHz?I mean clock rate, not data rate....
eeleader-mcu FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1723  632  124  2873  1304  35  13  3  58  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号