EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PE1500-2FGG896ES

Description
IC,FPGA,38400-CELL,CMOS,BGA,484PIN,PLASTIC
Categorysemiconductor    Programmable logic devices   
File Size8MB,162 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A3PE1500-2FGG896ES Overview

IC,FPGA,38400-CELL,CMOS,BGA,484PIN,PLASTIC

A3PE1500-2FGG896ES Parametric

Parameter NameAttribute value
Number of terminals484
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max350 MHz
jesd_30_codeS-PBGA-B484
Number of inputs280
umber_of_logic_cells38400
Number of outputs280
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
ckage_equivalence_codeBGA484,22X22,40
packaging shapeSQUARE
Package SizeGRID ARRAY
wer_supplies1.5/3.3
qualification_statusCOMMERCIAL
sub_categoryField Programmable Gate Arrays
surface mountYES
CraftsmanshipCMOS
Temperature levelCommercial
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
Revision 13
ProASIC3E Flash Family FPGAs
with Optional Soft ARM Support
Features and Benefits
High Capacity
• 600 k to 3 Million System Gates
• 108 to 504 kbits of True Dual-Port SRAM
• Up to 620 User I/Os
Pro (Professional) I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 8 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS
2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3
Class I and II
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Programmable Input Delay
Schmitt Trigger Option on Single-Ended Inputs
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the ProASIC
®
3E Family
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
On-Chip User Nonvolatile Memory
• 1 kbit of FlashROM with Synchronous Interfacing
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
• Six CCC Blocks, Each with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
Low Power
• Core Voltage for Low Power
• Support for 1.5-V-Only Systems
• Low-Impedance Flash Switches
SRAMs and FIFOs
• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
• True Dual-Port SRAM (except ×18)
• 24 SRAM and FIFO Configurations with Synchronous Operation
up to 350 MHz
• M1 ProASIC3E Devices—Cortex-M1 Soft Processor Available
with or without Debug
High-Performance Routing Hierarchy
Segmented, Hierarchical Routing and Clock Structure
Ultra-Fast Local and Long-Line Network
Enhanced High-Speed, Very-Long-Line Network
High-Performance, Low-Skew Global Network
Architecture Supports Ultra-High Utilization
ARM
®
Processor Support in ProASIC3E FPGAs
Table 1-1 • ProASIC3E Product Family
ProASIC3E Devices
Cortex-M1 Devices
1
System Gates
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits
Secure (AES) ISP
CCCs with Integrated
VersaNet
Globals
3
I/O Banks
Maximum User I/Os
Package Pins
PQFP
FBGA
PLLs
2
600,000
13,824
108
24
1
Yes
6
18
8
270
PQ208
FG256, FG484
A3PE600
A3PE1500
M1A3PE1500
1,500,000
38,400
270
60
1
Yes
6
18
8
444
PQ208
FG484, FG676
A3PE3000
M1A3PE3000
3,000,000
75,264
504
112
1
Yes
6
18
8
620
PQ208
FG324
,
FG484, FG896
Notes:
1. Refer to the
Cortex-M1
product brief for more information.
2. The PQ208 package supports six CCCs and two PLLs.
3. Six chip (main) and three quadrant global networks are available.
4. For devices supporting lower densities, refer to the
ProASIC3 Flash Family FPGAs
datasheet.
January 2013
© 2013 Microsemi Corporation
I
Is there any PLC programming software similar to VB6.0?
As title...
luhuitian Embedded System
The "arbitration result" is even more shameless than the worst prediction [Repost]
[Reposted from]: [url]http://war.163.com/16/0713/08/BRRE7R5300014OVF.html[/url] [p=32, 2, left][size=18px]The South China Sea arbitration tribunal announced the arbitration result on the afternoon of ...
dontium Talking
Microcontroller tutorial from scratch
Microcontroller tutorial from scratch...
ztw123 PCB Design
UART serial port receiving data and analyzing and processing
430f5529 MCU, serial port receives strings such as: $,09210,2392.933,13.3,3,1,5,#, how to use commas as separators to store the data into different arrays s1【】, s2【】, s3【】..... etc.? The number of dig...
jinxiang Microcontroller MCU
Urgent, please give me some advice on how to select a microcontroller for teaching!!!
This September our school (vocational school)'s electronics major will offer a course on microcontroller principles and applications. I'm considering two types: one is Freescale's HC08 series, the oth...
grtzxf Embedded System
Questions about capacitors
Questions about capacitors...
小白很萌 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 978  1133  1057  2069  2411  20  23  22  42  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号