EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PE3000-1PQ896ES

Description
FPGA, 38400 CLBS, 1500000 GATES, PQFP208
Categorysemiconductor    Programmable logic devices   
File Size8MB,160 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A3PE3000-1PQ896ES Overview

FPGA, 38400 CLBS, 1500000 GATES, PQFP208

A3PE3000-1PQ896ES Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals208
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage1.58 V
Minimum supply/operating voltage1.42 V
Rated supply voltage1.5 V
Processing package description28 X 28 MM, 3.40 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, QFP-208
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingMATTE TIN
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
organize38400 CLBS, 1500000 GATES
Number of configurable logic modules38400
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits1.50E6
Revision 15
ProASIC3E Flash Family FPGAs
with Optional Soft ARM Support
DS0098
Features and Benefits
High Capacity
• 600 k to 3 Million System Gates
• 108 to 504 kbits of True Dual-Port SRAM
• Up to 620 User I/Os
Pro (Professional) I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 8 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS
2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3
Class I and II
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Programmable Input Delay
Schmitt Trigger Option on Single-Ended Inputs
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the ProASIC
®
3E Family
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
On-Chip User Nonvolatile Memory
• 1 kbit of FlashROM with Synchronous Interfacing
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
• Six CCC Blocks, Each with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
Low Power
• Core Voltage for Low Power
• Support for 1.5-V-Only Systems
• Low-Impedance Flash Switches
SRAMs and FIFOs
• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
• True Dual-Port SRAM (except ×18)
• 24 SRAM and FIFO Configurations with Synchronous Operation
up to 350 MHz
• M1 ProASIC3E Devices—Cortex-M1 Soft Processor Available
with or without Debug
High-Performance Routing Hierarchy
Segmented, Hierarchical Routing and Clock Structure
Ultra-Fast Local and Long-Line Network
Enhanced High-Speed, Very-Long-Line Network
High-Performance, Low-Skew Global Network
Architecture Supports Ultra-High Utilization
ARM
®
Processor Support in ProASIC3E FPGAs
Table 1-1 • ProASIC3E Product Family
ProASIC3E Devices
Cortex-M1 Devices
System Gates
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits
Secure (AES) ISP
CCCs with Integrated PLLs
2
VersaNet Globals
3
I/O Banks
Maximum User I/Os
Package Pins
PQFP
FBGA
1
A3PE600
600,000
13,824
108
24
1
Yes
6
18
8
270
PQ208
FG256, FG484
A3PE1500
M1A3PE1500
1,500,000
38,400
270
60
1
Yes
6
18
8
444
PQ208
FG484, FG676
A3PE3000
M1A3PE3000
3,000,000
75,264
504
112
1
Yes
6
18
8
620
PQ208
FG324
,
FG484, FG896
Notes:
1. Refer to the
Cortex-M1
product brief for more information.
2. The PQ208 package supports six CCCs and two PLLs.
3. Six chip (main) and three quadrant global networks are available.
4. For devices supporting lower densities, refer to the
ProASIC3 Flash Family FPGAs
datasheet.
June 2015
© 2015 Microsemi Corporation
I
Regarding the discussion on the output frequency accuracy in SVPWM control, experts are welcome! (with program)
[i=s] This post was last edited by dontium on 2015-1-23 11:41 [/i] Dear experts, the following program has only 0.15hz resolution when changing frequency (carrier is 10Khz), that is, for every increas...
69056001 Analogue and Mixed Signal
Flow meter sensor current is too high
1. The flow meter is burned out due to the instability (too high) of the DC24V power switch on site, which causes the current to be too high. How to connect the resistor in series and how big the resi...
tw随缘 Sensor
51 MCU Example
You can take a look. Increase your knowledge...
Sherry丶津 Analog electronics
About the free read and write space of flash
I have never played with 430, this is my first time. The development board is 430F155. I want to know how much flash space it has for me to read and write data at will. I wrote a program and looked at...
mingda33 Microcontroller MCU
Advances in radar technology and the development of in-cockpit sensing technology
Radar sensors using millimeter wave technology provide high accuracy and flexibility for many types of in-cabin monitoring applications, and due to their small size, they can be easily and concealedly...
alan000345 Wireless Connectivity
DC-DC Boost Regulator Design
[b][size=4][/size][/b]...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2769  952  2065  172  836  56  20  42  4  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号