EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PN020Z2QN100YPP

Description
ProASIC3 nano Flash FPGAs
File Size6MB,114 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet View All

A3PN020Z2QN100YPP Overview

ProASIC3 nano Flash FPGAs

Revision 11
ProASIC3 nano Flash FPGAs
Features and Benefits
Wide Range of Features
• 10 k to 250 k System Gates
• Up to 36 kbits of True Dual-Port SRAM
• Up to 71 User I/Os
Advanced I/Os
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• I/O Registers on Input, Output, and Enable Paths
• Selectable Schmitt Trigger Inputs
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate
and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the ProASIC3 Family
• Up to Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay
Capabilities and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
High Performance
• 350 MHz System Performance
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
Low Power
Low Power
nano Products
1.5 V Core Voltage for Low Power
Support for 1.5 V-Only Systems
Low-Impedance Flash Switches
ProASIC
®
3
Embedded Memory
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18 organization)
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
Enhanced Commercial Temperature Range
• –20°C to +70°C
Table 1 • ProASIC3 nano Devices
ProASIC3 nano Devices
ProASIC3 nano-Z Devices
1
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
2
4,608-Bit Blocks
2
A3PN010
10,000
86
260
1
A3PN015
1
A3PN020
15,000
128
384
1
4
3
49
QN68
20,000
172
520
1
4
3
49
52
QN68
30,000
256
768
1
6
2
77
83
QN48, QN68
VQ100
A3PN060
60,000
512
1,536
18
4
1
Yes
1
18
2
71
71
A3PN125
125,000
1,024
3,072
36
8
1
Yes
1
18
2
71
71
A3PN250
A3N250Z
1
250,000
2,048
6,144
36
8
1
Yes
1
18
4
68
68
A3PN030Z
1,2
A3PN060Z
1
A3PN125Z
1
FlashROM Kbits
Secure (AES) ISP
VersaNet Globals
I/O Banks
Maximum User I/Os (packaged device)
Maximum User I/Os (Known Good Die)
Package Pins
QFN
VQFP
2
2
4
2
34
34
QN48
Integrated PLL in CCCs
VQ100
VQ100
VQ100
Notes:
1. Not recommended for new designs.
2. A3PN030Z and smaller devices do not support this feature.
3. For higher densities and support of additional features, refer to the
ProASIC3
and
ProASIC3E
datasheets.
† A3PN030 and smaller devices do not support this feature.
January 2013
© 2013 Microsemi Corporation
I
It’s worth the wait, the STM32 video account and Bilibili account are now opened!
Since 2007, STM32 has grown with everyone's company. Without everyone's support and trust, it would be difficult to get to where we are now. In the future, ST hopes to communicate with everyone in a m...
eric_wang ST Sensors & Low Power Wireless Technology Forum
After passing through the rectifier, filter and voltage regulator circuit, the output voltage drops after adding a load.
[i=s] This post was last edited by liling1984825 on 2017-9-7 15:38 [/i] Dear experts, my circuit diagram is as attached. My transformer specification is 100W9V, the rectifier diode is Schottky diode M...
liling1984825 Analog electronics
What are the ideas for implementing keyboard lock under Windows CE?
I would like to ask the experts, I am a newbie in win ce, if I want to implement a keyboard lock, without considering the touch screen, do you have any ideas for implementation?...
luoshen Embedded System
The problem with desaturation protection
[If you don't understand, ask] As shown in the picture above, it is a part of the TI design data. It is an IGBT driver chip. When designing the desaturation protection, there is a description that "Wh...
shaorc Power technology
Coaxial cable related information PDF
If you are interested, read it yourself. If you don’t have time to organize and share, let’s learn the basics together and consolidate them....
btty038 RF/Wirelessly
March 31 ARM/Linux/WinCE Lecture (Shanghai)
Time: 1:00-5:00 p.m., March 31, 2007 Venue: Small Auditorium, Pingliang Road Campus, Shanghai University of Electric Power (tentative) Route: No. 2103, Pingliang Road, near Longchang Road, Yangpu Dist...
lvyiyong Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2065  624  1099  2344  1239  42  13  23  48  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号