EEWORLDEEWORLDEEWORLD

Part Number

Search

1812J2000100GAB

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00001uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size562KB,9 Pages
ManufacturerSyfer
Environmental Compliance  
Download Datasheet Parametric View All

1812J2000100GAB Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.00001uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT

1812J2000100GAB Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSyfer
package instruction, 1812
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.00001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high3.2 mm
JESD-609 codee3
length4.5 mm
Manufacturer's serial number1812
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance2%
Rated (DC) voltage (URdc)200 V
GuidelineAEC-Q200
seriesAEC-Q200
size code1812
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
width3.2 mm
Surface mount capacitors
1.1 to 1.3
1.1 - Production process flowchart
Ceramic powder
preparation
Electrode ink
material
1.2 - Syfer reliability grades
High reliability
(space quality)
Space
Grade
ESCC 3009
(1)
MIL Grade
(2)
IECQ-CECC
(3)
AEC-Q200
(4)
Standard components
Multilayer build
(wet process)
Fire
Standard
reliability
Rumble
Notes:
(1) Space grade tested in accordance with ESCC 3009. Refer to Syfer
specification S02A 0100.
Internal inspection
(2) MIL Grade. Released in accordance with US standards available on
request.
(3) IECQ-CECC. The International Electrotechnical Commission (IEC)
Quality Assessment System for Electronic Components. This is an
internationally recognised product quality certification which
provides customers with assurance that the product supplied
meets high quality standards.
View Syfer’s IECQ-CECC approvals at http://www.iecq.org or at
www.syfer.com
Termination
(if specified)
Plating
(4) AEC-Q200. Automotive Electronics Council Stress Test Qualification
For Passive Components. Refer to Syfer application note reference
AN0009.
Printing
(if specified)
1.3 - Syfer reliability surface mount product
groups
Electrical test
Tandem
FlexiCap
TM
capacitors
(1)
Open Mode
FlexiCap
TM
capacitors
(2)
Standard FlexiCap
TM
capacitors
(3)
Standard MLC capacitor
(4)
High reliability
Test verification
Additional sample
Rel tests
(if specified)
Standard
reliability
Notes:
QC inspection
Additional Hi Rel
activities
(S02A & S05
100% burn-in, QC insp)
(1) “Tandem” construction capacitors, ie internally having the
equivalent of 2 series capacitors. If one of these should fail
short-circuit, there is still capacitance end to end and the chip will
still function as a capacitor, although capacitance maybe affected.
Refer to application note AN0021. Also available qualified to
AEC-Q200.
(2) “Open Mode” capacitors with FlexiCap
TM
termination also reduce
the possibility of a short circuit by utilising inset electrode margins.
Refer to application note AN0022. Also available qualified to
AEC-Q200.
(3) Multilayer capacitors with Syfer FlexiCap
TM
termination. By using
FlexiCap
TM
termination, there is a reduced possibility of the
mechanical cracking occurring.
(4) “Standard” capacitors includes MLCCs with tin finish over nickel,
but no FlexiCap
TM
.
Packaging
4
Finished goods store
Interview Questions
1 What are setup and hold time? Setup time and hold time. Setup time refers to the time that the data signal needs to remain unchanged before the clock edge. Hold time refers to the time that the data...
ruopu PCB Design
How to improve the throughput and uptime of automatic test equipment? Chat with VICOR engineers!
Increasing demand for more efficient factory testing capabilitiesSemiconductor manufacturers are placing greater demands on automatic test equipment (ATE) companies to quickly and reliably design test...
eric_wang Power technology
MCS-51 MCU Practical Subroutine Library
Contents: Currently, several versions of subroutine libraries have been published, each with its own characteristics. The square root algorithm in this library is a fast approximation algorithm that c...
wzt 51mcu
Support EEWorld Forum
I was about to publish a post yesterday, but I accidentally closed the page. I thought my efforts were wasted. After I opened it, I found a data recovery option. Wow, the edited post is back. I don't ...
lyyiqo Talking
WinCE 5.0 compilation problem
My BSP is provided by Guangqian! It seems that there are traces of Youlong code in it! (very messy) I used sysgen for the first time and it was fine! But after I changed the project code under BSP (su...
wwbbff Embedded System
Is the sensitive event table following the always in the combinational logic triggered by a high level or when the level is flipped?
As the title says, in the combinational logic, is the sensitive event table after always triggered by a high level or when the level is flipped? I think both statements are acceptable. I want to know ...
平漂流 Programming Basics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2483  332  2135  882  2236  50  7  43  18  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号