EEWORLDEEWORLDEEWORLD

Part Number

Search

2220H2500272FQB

Description
Ceramic Capacitor, Multilayer, Ceramic, 250V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.0027uF, Surface Mount, 2220, CHIP
CategoryPassive components    capacitor   
File Size695KB,2 Pages
ManufacturerSyfer
Download Datasheet Parametric View All

2220H2500272FQB Overview

Ceramic Capacitor, Multilayer, Ceramic, 250V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.0027uF, Surface Mount, 2220, CHIP

2220H2500272FQB Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerSyfer
package instruction, 2220
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.0027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high4.2 mm
JESD-609 codee0
length5.7 mm
Manufacturer's serial number2220
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance1%
Rated (DC) voltage (URdc)250 V
seriesSIZE(HIGH Q)
size code2220
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn90Pb10) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
width5 mm
High Q
Capacitors
MS Range
The Syfer MS range offers a
very stable, High Q material
system that provides excellent,
low loss performance in
systems below 3GHz. The
range is available in 0402 to
3640 case sizes with various
termination options including
FlexiCap™. This range of high
frequency capacitors is suitable
for many applications where
economical, high performance
is required.
Specification
Capacitance Values
See Capacitance table overleaf
Mechanical
Termination Material
See Ordering Information overleaf
Solderability
IEC 60068-2-58
Printing
Consult sales office
Lead Free Soldering
Termination codes J and Y ranges are
fully compliant with the RoHS and WEEE
directives and parts are compatible
with lead free solders.
Climatic Category
55/125/56
Reeled Quantities
See Capacitance table overleaf
Electrical
Operating Temperature
-55°C to +125°C
Temperature Coefficient
(Typical)
0 ± 30 ppm/°C
Insulation resistance at +25°C
>100GΩ
Insulation resistance at +125°C
>10GΩ
Ageing rate
None
Piezoelectric Effects
None
Dielectric Absorption
None
Dimensions
L1
T
SA
AR MPLE
REF E AVA KITS
IL
E
OR R TO ABLE
S
S
FOR YFER ALES
DET .COM
AIL
S
W
L2
Size
0402
0505
0603
0805
1206
1111
1210
1812
2220
2225
38/09
3640
Length (L1)
mm (inches)
1.00 ± 0.10 (0.039 ± 0.004)
1.40 ± 0.38 (0.055 ± 0.015)
1.60 ± 0.20 (0.063 ± 0.008)
2.00 ± 0.30 (0.080 ± 0.012)
3.20 ± 0.30 (0.126 ± 0.012)
2.79 +0.51 -0.25 (0.11 +0.02 -0.01)
3.20 ± 0.30 (0.126 ± 0.012)
4.50 ± 0.35 (0.180 ± 0.014)
5.70 ± 0.40 (0.225 ± 0.016)
5.70 ± 0.40 (0.225 ± 0.016)
9.15 ± 0.50 (0.360 ± 0.020)
Width (W)
mm (inches)
0.50 ± 0.10 (0.020 ± 0.004)
1.40 ± 0.25 (0.055 ± 0.010)
0.80 ± 0.20 (0.031 ± 0.008)
1.27 ± 0.20 (0.050 ± 0.008)
1.60 ± 0.20 (0.063 ± 0.008)
2.79 ± 0.38 (0.110 ± 0.015)
2.50 ± 0.30 (0.100 ± 0.012)
3.20 ± 0.30 (0.126 ± 0.012)
5.00 ± 0.40 (0.197 ± 0.016)
6.30 ± 0.40 (0.250 ± 0.016)
10.16 ± 0.50 (0.400 ± 0.020)
Thickness (T)
mm (inches)
Termination Band (L2)
mm (inches)
min
max
0.40 (0.016)
0.50 (0.020)
0.40 (0.016)
0.75 (0.030)
0.75 (0.030)
0.63 (0.025)
0.75 (0.030)
1.00 (0.039)
1.00 (0.039)
1.00 (0.039)
1.50 (0.059)
0.10 (0.004)
0.13 (0.005)
0.10 (0.004)
0.13 (0.005)
0.25 (0.010)
0.13 (0.005)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.50 (0.020)
0.60 max (0.024 max)
1.27 max (0.050 max)
0.80 max (0.031 max)
1.30 max (0.051 max)
1.70 max (0.067 max)
2.54 max (0.100 max)
2.00 max (0.079 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
Smart door locks are looking for software and hardware engineers (solution production)
[align=left][font="][size=14px][color=red][font=微软雅黑, sans-serif][size=18pt]Recruitment[/size][/font][/color][color=red][size=18pt]:[/size][/color][/size][/font][/align][align=left][font="][size=14px]...
迎未来 Recruitment
[Recommended Materials] TI Da Vinci Development Environment Quick Setup & Compatibility Issues
[font=微软雅黑][size=3][url=http://www.deyisupport.com/question_answer/dsp_arm/davinci_digital_media_processors/f/39/t/23916.aspx]>>DM36x IPNC RDK Development Environment Quick Setup Guide[/url] [url=http...
EEWORLD社区 DSP and ARM Processors
Are SOT23-6 and DFN10 these two packages available?
It seems strange that there is no DFN10 package in the official library. The data says it is one-sided. I remember that the actual device seems to have welding on both sides. The device is CN3066, a l...
astwyg PCB Design
How to draw the 5V power jack package in protel99SE?
I am drawing a PCB diagram, but I have been looking for a long time and I can't find the power jack package. And when I drew it, I didn't know how to draw it, so the hole is oval! ! Since it is my fir...
fengruozhuo PCB Design
export-2009-08-30.pdf
export-2009-08-30.pdf...
Rick37 Power technology
Will such glitches affect the IIC timing?
[i=s] This post was last edited by jishuaihu on 2015-5-19 10:50 [/i] Using 430G2332 to simulate IIC timing, the waveform below is always a glitch after receiving the ACK signal. If it is at the low le...
jishuaihu Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2734  2575  2230  1035  2643  56  52  45  21  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号