EEWORLDEEWORLDEEWORLD

Part Number

Search

A42MX02-1PQ100B

Description
FPGA, 684 CLBS, 14000 GATES, 135 MHz, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size766KB,123 Pages
ManufacturerETC1
Download Datasheet Parametric View All

A42MX02-1PQ100B Overview

FPGA, 684 CLBS, 14000 GATES, 135 MHz, PQFP100

A42MX02-1PQ100B Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals100
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
Processing package descriptionPLASTIC, QFP-100
stateACTIVE
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeFLATPACK
surface mountYes
Terminal formGULL WING
Terminal spacing0.6500 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
organize684 CLBS, 14000 GATES
Maximum FCLK clock frequency135 MHz
Number of configurable logic modules684
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits14000
The maximum delay of a CLB module2.1 ns
v6.0
40MX and 42MX FPGA Families
Features
High Capacity
Single-Chip ASIC Alternative
3,000 to 54,000 System Gates
Up to 2.5 kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 202 User-Programmable I/O Pins
HiRel Features
Commercial, Industrial, Automotive, and Military
Temperature Plastic Packages
Commercial, Military Temperature, and MIL-STD-883
Ceramic Packages
QML Certification
Ceramic Devices Available to DSCC SMD
Ease of Integration
Mixed-Voltage Operation (5.0V or 3.3V for core and
I/Os), with PCI-Compliant I/Os
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Low Power Consumption
IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
High Performance
5.6 ns Clock-to-Out
250 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
Product Profile
Device
Capacity
System Gates
SRAM Bits
Logic Modules
Sequential
Combinatorial
Decode
Clock-to-Out
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Maximum Flip-Flops
Clocks
User I/O (maximum)
PCI
Boundary Scan Test (BST)
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
CQFP
PBGA
A40MX02
3,000
295
9.5 ns
147
1
57
44, 68
100
80
A40MX04
6,000
547
9.5 ns
273
1
69
44, 68, 84
100
80
A42MX09
14,000
348
336
5.6 ns
348
516
2
104
84
100, 160
100
176
A42MX16
24,000
624
608
6.1 ns
624
928
2
140
84
100, 160, 208
100
176
A42MX24
36,000
954
912
24
6.1 ns
954
1,410
2
176
Yes
Yes
84
160, 208
176
A42MX36
54,000
2,560
1,230
1,184
24
6.3 ns
10
1,230
1,822
6
202
Yes
Yes
208, 240
208, 256
272
January 2004
© 2004 Actel Corporation
i
See the Actel website (www.actel.com) for the latest version of this datasheet.
Request HT66F489 package diagram
Request a package diagram of HT66F489...
无敌超超 PCB Design
Which 5V to 3.3V converters are generally better? Which SMD chips have better performance?
What are the better 5V to 3.3V converters? What are the better SMD chips? I use MP2359, but I found that the SOT23-6 pin package width is too small. When making PCB, the driving load capacity may not ...
hust_wj Power technology
Read the C2000 BOOT ROM to see what it contains
The TI document states that what is stored at 0x3FE000 is Sine/Cosine Table, IQ Math Table – Table size: 1282 words – Q format: Q30 – Contents: 32-bit samples for one and a quarter period sine wave[/f...
dontium Microcontroller MCU
What are the problems that arise when using QuartusII? Can you help me?
May I ask you experts, what is the problem? ? I am a beginner......
beiming10 FPGA/CPLD
How much work is required to run Raw-OS on the MSP430-FR5969+SharpLCD development board?
I want to ask how much work is needed to run Raw-OS on the MSP430-FR5969+SharpLCD development board? I recently bought an MSP430-FR5969+SharpLCD development board. Based on the ultra-low power consump...
FreeBlues Energy Infrastructure?
Application issues of optocouplers in switch acquisition
I have made similar circuits several times before, but in actual applications, the current limiting resistor and optocoupler were burned. I modified it myself based on the information I found on the I...
手艺人 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2525  1923  2018  1876  1785  51  39  41  38  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号