A42MX16-2TQG100A datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> A42MX16-2TQG100A

A42MX16-2TQG100A: DescriptionFPGA, 295 CLBS, 2000 GATES, 48.24 MHz, PQFP100; Categorysemiconductor Programmable logic devices; File Size7MB，142 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

A42MX16-2TQG100A Overview

FPGA, 295 CLBS, 2000 GATES, 48.24 MHz, PQFP100

A42MX16-2TQG100A Parametric

Parameter Name	Attribute value
Number of terminals	100
Minimum operating temperature	-55 Cel
Maximum operating temperature	125 Cel
Processing package description	PLASTIC, MO-108, QFP-100
each_compli	Yes
state	Active
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max	48.24 MHz
The maximum delay of a CLB module	3.72 ns
jesd_30_code	R-PQFP-G100
jesd_609_code	e0
moisture_sensitivity_level	3
Number of configurable logic modules	295
Number of equivalent gate circuits	2000
organize	295 CLBS, 2000 GATES
Packaging Materials	PLASTIC/EPOXY
ckage_code	QFP
packaging shape	RECTANGULAR
Package Size	FLATPACK
eak_reflow_temperature__cel_	225
qualification_status	COMMERCIAL
seated_height_max	3.4 mm
Rated supply voltage	3.3 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	MILITARY
terminal coating	TIN LEAD
Terminal form	GULL WING
Terminal spacing	0.6500 mm
Terminal location	QUAD
ime_peak_reflow_temperature_max__s_	30
length	20 mm
width	14 mm
dditional_feature	CAN ALSO BE OPERATED AT 5.0V

Preview

Download Datasheet

View All

Revision 11

40MX and 42MX FPGA Families

Features

High Capacity

•

Single-Chip ASIC Alternative

3,000 to 54,000 System Gates

Up to 2.5 kbits Configurable Dual-Port SRAM

Fast Wide-Decode Circuitry

Up to 202 User-Programmable I/O Pins

5.6 ns Clock-to-Out

250 MHz Performance

5 ns Dual-Port SRAM Access

100 MHz FIFOs

7.5 ns 35-Bit Address Decode

•

HiRel Features

•

Commercial, Industrial, Automotive,

Temperature Plastic Packages

and

Military

Commercial, Military Temperature, and MIL-STD-883

Ceramic Packages

QML Certification

Ceramic Devices Available to DSCC SMD

Mixed-Voltage Operation (5.0V or 3.3V for core and

I/Os), with PCI-Compliant I/Os

Up to 100% Resource Utilization and 100% Pin Locking

Deterministic, User-Controllable Timing

Unique In-System Diagnostic and Verification Capability

with Silicon Explorer II

Low Power Consumption

IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

Ease of Integration

High Performance

Product Profile

Device

Capacity

System Gates

SRAM Bits

Logic Modules

Sequential

Combinatorial

Decode

Clock-to-Out

SRAM Modules

(64x4 or 32x8)

Dedicated Flip-Flops

Maximum Flip-Flops

Clocks

User I/O (maximum)

PCI

Boundary Scan Test (BST)

Packages (by pin count)

PLCC

PQFP

VQFP

TQFP

CQFP

PBGA

A40MX02

3,000

–

295

–

9.5 ns

–

147

–

44, 68

100

–

A40MX04

6,000

–

547

–

9.5 ns

–

273

–

44, 68, 84

100

–

A42MX09

14,000

–

348

336

–

5.6 ns

–

348

516

104

–

100, 160

100

176

–

A42MX16

24,000

–

624

608

–

6.1 ns

–

624

928

140

–

100, 160, 208

100

176

–

A42MX24

36,000

–

954

912

6.1 ns

–

954

1,410

176

Yes

160, 208

–

176

–

A42MX36

54,000

2,560

1,230

1,184

6.3 ns

1,230

1,822

202

Yes

–

208, 240

–

208, 256

272

May 2012

40MX and 42MX FPGA Families

Table of Contents

40MX and 42MX FPGA Families

General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

MX Architectural Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Other Architectural Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-8

Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-10

Development Tool Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-16

Related Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-16

5.0 V Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-16

3.3 V Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-19

Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-21

Timing Models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-27

Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-35

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-83

Package Pin Assignments

PL44 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

PL68 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

PL84 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5

PQ100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-9

PQ160 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-13

PQ208 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-19

PQ240 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-26

VQ80 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-30

VQ100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-32

TQ176 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-34

CQ208 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-40

CQ256 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-43

BG272 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-47

Datasheet Information

List of Changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

Datasheet Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3

R ev i si o n 1 1

1 – 40MX and 42MX FPGA Families

General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are

single-chip solutions and provide high performance while shortening the system design and development

cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and

FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus

interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi’s patented antifuse technology implemented in a

0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX

devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power

consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide

variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature MultiPlex I/Os, which support mixed-voltage systems,

enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-

power mode. The devices are fully compliant with the PCI Local Bus Specification (version 2.1). They

deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG)

Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port

SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can

efficiently address applications requiring wide datapath manipulation and can perform transformation

functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest

member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened

to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and

PQ208 devices are pin-compatible.

MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All

devices within these families are composed of logic modules, I/O modules, routing resources and clock

networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains

embedded dual-port SRAM modules, which are optimized for high-speed datapath functions such as

FIFOs, LIFOs and scratchpad memory. A42MX24 and A42MX36 also contain wide-decode modules.

Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of

logic functions with efficient use of interconnect routing resources (Figure

1-1 on page 1-2).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of

two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity

functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the

array; latches and flip-flops can be constructed from logic modules whenever required in the

application.

R ev i si o n 1 1

1 -1

Recommended Resources

A transistor photoelectric controller circuit

Discrete component sound and light control stair delay switch circuit (3)

Bidirectional thyristor AC voltage regulation circuit 03

Power supply circuit diagram using transformer isolation

Digit bridge measurement circuit for capacitive sensors

High gain operational amplifier plus transistor output circuit

Sony CCD factory in Bangkok suffered a major flood disaster, will production be suspended for a long time?: [[i] This post was last edited by sonyccd on 2011-10-25 19:06[/i]]...; sonyccd Industrial Control Electronics

Application circuit to improve the reliability of power modules: [size=4]I believe that when circuit designers read the data sheet of the DC-DC isolated power module, the first thing they pay attention to is the power parameters on the front page, such as power, in...; ohahaha Power technology

【R7F0C809】2-channel ADC voltage acquisition + serial port transmission: The AD conversion process of R7F0C809 is as follows:Here P13 (ANI4) and P14 (ANI5) are used to implement dual-channel ADC voltage acquisition, and the ADC configuration is as follows:The IO port confi...; yinyue01 Renesas Electronics MCUs

Debug: main() { //PB1 is set to push-pull output DrvGPIOInit(PB,E_PIN_0,E_GPIO_MODE_OUT_PP_L_SLOW); //Enable TIM2 clock CLK_PCKENR=0x01; //Turn off TIM2 TIM2_CR1|=0x00; //16-division TIM2_PSCR=0x04; //Initia...; czx2014 stm32/stm8

【Talk about DSP】Use TI library to learn TMS320F2812: A few days ago, I posted a post about distribution automation and DSP, but basically no one paid attention to it. I was very disappointed :Sad: I will post another one. Although I learned DSP in schoo...; jishuaihu DSP and ARM Processors

A novice asks for advice on developing programs that run on WINCE: I have a task now, to make a program on a scanner. The scanner's system is WINCE .NET, version 4.2. I used VS.NET2005 to build a WIN CE5.0 program, and when I deployed it, I got an error, which usuall...; zany.peng Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components