B43501B9477M067 datasheet, PDF

B43501B9477M067: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 470uF, Through Hole Mount, ROHS COMPLIANT; CategoryPassive components capacitor; File Size664KB，21 Pages; ManufacturerTDK Corporation; Websitehttp://www.tdk.com; Environmental Compliance

Download Datasheet Parametric View All

B43501B9477M067 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 470uF, Through Hole Mount, ROHS COMPLIANT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	TDK Corporation
package instruction	,
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	470 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	30 mm
dielectric materials	ALUMINUM (WET)
ESR	290 mΩ
JESD-609 code	e3
leakage current	1.47981 mA
length	50 mm
Manufacturer's serial number	B43501
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package shape	CYLINDRICAL PACKAGE
Package form	Snap-i
method of packing	CARDBOARD
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	400 V
Guideline	IEC60384-4
ripple current	2440 mA
series	B43501
surface mount	NO
Terminal surface	Matte Tin (Sn)
Terminal pitch	10 mm
Terminal shape	SNAP-IN

Aluminum electrolytic capacitors

Snap-in capacitors

Series/Type:

Date:

B43501

December 2013

information contained therein without EPCOS' prior express consent is prohibited.

Vibration test bench: The output shaft is light in weight and strong in rigidity, and the common frequency of the axis is over 4000HZ. [img]http://www.giant-force.com.cn/chanpin/images/Article_common6.gif[/img]Using comput...; bjjufu Test/Measurement

Ask for analog electronics knowledge: Question: T9-T12 tubes form a complementary output stage, why is it said that "its voltage gain is equal to 1"? The complementary output stage expands the undistorted output voltage range, and the max...; whwshiyuan1984 Analog electronics

Master's thesis: Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...; shanshixin1983 FPGA/CPLD

System clock tick: Before starting the clock tick, do I have to create all the required tasks before starting it? In other words, after the clock tick is started, no new tasks can be created. I saw in the 2440 project t...; 使者0123 Embedded System

"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf: "Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf...; 雷北城 FPGA/CPLD

(50 points) Detailed steps for developing with SQL CE in EVC, preferably with examples: I want to know the detailed steps of using SQL CE to develop in EVC. It is better to have examples. I have never worked on databases and don't quite understand the process of database development. Now...; afobbi Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components