A54SX08-3TQ208I datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> A54SX08-3TQ208I

A54SX08-3TQ208I: DescriptionFPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208; Categorysemiconductor Programmable logic devices; File Size363KB，57 Pages; ManufacturerETC1

Download Datasheet Parametric View All

A54SX08-3TQ208I Overview

FPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208

A54SX08-3TQ208I Parametric

Parameter Name	Attribute value
Number of terminals	208
Minimum operating temperature	-55 Cel
Maximum operating temperature	125 Cel
Processing package description	PLASTIC, MO-143, QFP-208
each_compli	Yes
state	Active
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max	320 MHz
The maximum delay of a CLB module	0.7000 ns
jesd_30_code	S-PQFP-G208
jesd_609_code	e0
moisture_sensitivity_level	3
Number of configurable logic modules	1452
Number of equivalent gate circuits	16000
organize	1452 CLBS, 16000 GATES
Packaging Materials	PLASTIC/EPOXY
ckage_code	FQFP
packaging shape	SQUARE
Package Size	FLATPACK, FINE PITCH
eak_reflow_temperature__cel_	225
qualification_status	COMMERCIAL
seated_height_max	4.1 mm
Rated supply voltage	3.3 V
Minimum supply voltage	3 V
Maximum supply voltage	3.6 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	MILITARY
terminal coating	TIN LEAD
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	QUAD
ime_peak_reflow_temperature_max__s_	30
length	28 mm
width	28 mm
dditional_feature	CAN ALSO BE OPERATED AT 5V; 24000 SYSTEM GATES ALSO AVAILABLE

Preview

Download Datasheet

View All

v3.1

54SX Family FPGAs

Le a di ng E dg e P er f or m a nc e

F ea t u r es

• 320 MHz Internal Performance

• 3.7 ns Clock-to-Out (Pin-to-Pin)

• 0.1 ns Input Set-Up

• 0.25 ns Clock Skew

Sp e ci f ic at ion s

• 66 MHz PCI

• CPLD and FPGA Integration

• Single Chip Solution

• 100% Resource Utilization with 100% Pin Locking

• 3.3V Operation with 5.0V Input Tolerance

• Very Low Power Consumption

• Deterministic, User-Controllable Timing

• Unique In-System Diagnostic and Debug capability with

Silicon Explorer II

• Boundary Scan Testing in Compliance with IEEE Standard

1149.1 (JTAG)

• Secure Programming Technology Prevents Reverse

Engineering and Design Theft

• 12,000 to 48,000 System Gates

• Up to 249 User-Programmable I/O Pins

• Up to 1080 Flip-Flops

• 0.35µ CMOS

S X P r od u c t P ro fi l e

A54SX08

Capacity

Typical Gates

System Gates

Logic Modules

Combinatorial Cells

Maximum User I/Os

Clocks

JTAG

PCI

Clock-to-Out

Input Set-Up (External)

Speed Grades

Temperature Grades

Packages (by pin count)

PLCC

PQFP

VQFP

TQFP

PBGA

FBGA

8,000

12,000

768

512

256

130

Yes

—

3.7 ns

0.8 ns

Std, –1, –2, –3

C, I, M

208

100

144, 176

—

144

A54SX16

16,000

24,000

1,452

924

528

175

Yes

—

3.9 ns

0.5 ns

Std, –1, –2, –3

C, I, M

—

208

100

176

—

A54SX16P

16,000

24,000

1,452

924

528

175

Yes

4.4 ns

0.5 ns

Std, –1, –2, –3

C, I, M

—

208

100

144, 176

—

A54SX32

32,000

48,000

2,880

1800

1,080

249

Yes

—

4.6 ns

0.1 ns

Std, –1, –2, –3

C, I, M

—

208

—

144, 176

313, 329

—

June 2003

Recommended Resources

LA4145 audio IC circuit

Current output light detection circuit

Circuit diagram of series-connected regulated power supply composed of op amp

High current switching power supply starting circuit

CATV user active splitter circuit

TDA2822D power amplifier circuit

High speed ADC chip, who has any recommendations?: I saw a CS5510/11/12/13 in Cirrus Logic, but the PDF says that an external op amp is required. I don't want to add any extra external circuits. Has anyone done a similar project? The AD output rate ne...; slevin Embedded System

Help, multisim simulation always fails: I want to use multisim10.0 to simulate a circuit related to a potentiometer. However, when the potentiometer is set to 100%, the error shown in the picture will appear. I really don't know where the p...; sizumiyazhao Integrated technical exchanges

Why does this prompt appear when burning code with Keil?: Target dll has been canceled Debugger aborted...; zldzjzldh Embedded System

UF2 bootloader for ESP32-S2: The UF2 bootloader of ESP32-S2 has now been merged into tinyuf2 . It is mainly aimed at MCUs using TinyUSB , and currently supports ESP32-S2, iMXRT10xx, LPC55xx, and STM32F4. Using the UF2 bootloader,...; dcexpert MicroPython Open Source section

Application of CPLD in Multi-channel High-speed Synchronous Data Acquisition System: Application of CPLD in Multi-channel High-speed Synchronous Data Acquisition System CPLD (Complex Programmable Logic Device) is developed on the basis of traditional PAL and GAL. It has multiple worki...; aimyself FPGA/CPLD

Negative Feedback: ...; wzt Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components