EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX08-PL208I

Description
FPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208
Categorysemiconductor    Programmable logic devices   
File Size363KB,57 Pages
ManufacturerETC1
Download Datasheet Parametric View All

A54SX08-PL208I Overview

FPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208

A54SX08-PL208I Parametric

Parameter NameAttribute value
Number of terminals208
Minimum operating temperature-55 Cel
Maximum operating temperature125 Cel
Processing package descriptionPLASTIC, MO-143, QFP-208
each_compliYes
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max320 MHz
The maximum delay of a CLB module0.7000 ns
jesd_30_codeS-PQFP-G208
jesd_609_codee0
moisture_sensitivity_level3
Number of configurable logic modules1452
Number of equivalent gate circuits16000
organize1452 CLBS, 16000 GATES
Packaging MaterialsPLASTIC/EPOXY
ckage_codeFQFP
packaging shapeSQUARE
Package SizeFLATPACK, FINE PITCH
eak_reflow_temperature__cel_225
qualification_statusCOMMERCIAL
seated_height_max4.1 mm
Rated supply voltage3.3 V
Minimum supply voltage3 V
Maximum supply voltage3.6 V
surface mountYES
CraftsmanshipCMOS
Temperature levelMILITARY
terminal coatingTIN LEAD
Terminal formGULL WING
Terminal spacing0.5000 mm
Terminal locationQUAD
ime_peak_reflow_temperature_max__s_30
length28 mm
width28 mm
dditional_featureCAN ALSO BE OPERATED AT 5V; 24000 SYSTEM GATES ALSO AVAILABLE
v3.1
54SX Family FPGAs
Le a di ng E dg e P er f or m a nc e
F ea t u r es
• 320 MHz Internal Performance
• 3.7 ns Clock-to-Out (Pin-to-Pin)
• 0.1 ns Input Set-Up
• 0.25 ns Clock Skew
Sp e ci f ic at ion s
• 66 MHz PCI
• CPLD and FPGA Integration
• Single Chip Solution
• 100% Resource Utilization with 100% Pin Locking
• 3.3V Operation with 5.0V Input Tolerance
• Very Low Power Consumption
• Deterministic, User-Controllable Timing
• Unique In-System Diagnostic and Debug capability with
Silicon Explorer II
• Boundary Scan Testing in Compliance with IEEE Standard
1149.1 (JTAG)
• Secure Programming Technology Prevents Reverse
Engineering and Design Theft
• 12,000 to 48,000 System Gates
• Up to 249 User-Programmable I/O Pins
• Up to 1080 Flip-Flops
• 0.35µ CMOS
S X P r od u c t P ro fi l e
A54SX08
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Register Cells (Dedicated Flip-Flops)
Maximum User I/Os
Clocks
JTAG
PCI
Clock-to-Out
Input Set-Up (External)
Speed Grades
Temperature Grades
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
PBGA
FBGA
8,000
12,000
768
512
256
130
3
Yes
3.7 ns
0.8 ns
Std, –1, –2, –3
C, I, M
84
208
100
144, 176
144
A54SX16
16,000
24,000
1,452
924
528
175
3
Yes
3.9 ns
0.5 ns
Std, –1, –2, –3
C, I, M
208
100
176
A54SX16P
16,000
24,000
1,452
924
528
175
3
Yes
Yes
4.4 ns
0.5 ns
Std, –1, –2, –3
C, I, M
208
100
144, 176
A54SX32
32,000
48,000
2,880
1800
1,080
249
3
Yes
4.6 ns
0.1 ns
Std, –1, –2, –3
C, I, M
208
144, 176
313, 329
June 2003
1
© 2003 Actel Corporation
Share expert video to explain ALLEGRO PCB design specifications and library building---the key is free
The video is good: [url]http://v.youku.com/v_show/id_XMzAwMjA1MjYyNA==.html?spm=a2hzp.8253869.0.0[/url]...
CCBSKY PCB Design
Why can't I download it when I use msp430f5418a instead of 5418?
Tip: choose derivative (msp430f5418a) and actual hardware (device_unknown) do not match Why? It should be fully compatible....
shzps Microcontroller MCU
Design of multi-rate electric energy meter based on SD2000 series chip
This paper introduces the main features and performance of the SD2000 series chip, analyzes the structural principle, timing logic and working mode of the chip, and provides the most basic interface w...
zzzzer16 Analog electronics
Can you guys translate this assembly into C?
;-------------------------------------------------------------------------------; int SetRTCYEAR(int year); year will be set in the RTCYEAR register; return value is read back from the RTCYEAR registe...
wuyanyanke Microcontroller MCU
Topology Selection of Bidirectional DCDC Converter
I postponed this for some time due to personal reasons, and I apologize to all the forum members.We know that the combination of bidirectional DC converters can form a four-quadrant DC converter, and ...
superstar_gu Switching Power Supply Study Group
A problem encountered when debugging stm32 with gdb
I use the CodeSourcery toolchain arm-none-eabi-gdb+openocd+jlink to debug stm32. I set a breakpoint in the function below line 80, but after entering the s command, I can't enter this function. It is ...
cheng_bingyuan stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 675  726  2307  2201  98  14  15  47  45  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号