EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX32A-FBG208

Description
FPGA, 1452 CLBS, 24000 GATES, 167 MHz, PQFP208
Categorysemiconductor    Programmable logic devices   
File Size642KB,108 Pages
ManufacturerETC1
Download Datasheet Parametric View All

A54SX32A-FBG208 Overview

FPGA, 1452 CLBS, 24000 GATES, 167 MHz, PQFP208

A54SX32A-FBG208 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals208
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage2.75 V
Minimum supply/operating voltage2.25 V
Rated supply voltage2.5 V
Processing package descriptionPlastic, Quad Flat Package-208
stateTRANSFERRED
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL
organize1452 CLBS, 24000 doors
Maximum FCLK clock frequency167 MHz
Number of configurable logic modules1452
Programmable logic typeFIELD PROGRAMMABLE GATE array
Number of equivalent gate circuits24000
The maximum delay of a CLB module1.9 ns
v5.1
SX-A Family FPGAs
Leading-Edge Performance
250 MHz System Performance
350 MHz Internal Performance
Specifications
12,000 to 108,000 Available System Gates
Up to 360 User-Programmable I/O Pins
Up to 2,012 Dedicated Flip-Flops
0.22
µ
/ 0.25
µ
CMOS Process Technology
Features
Hot-Swap Compliant I/Os
Power-Up/Down Friendly (No Sequencing Required
for Supply Voltages)
66 MHz PCI Compliant
Nonvolatile, Single-Chip Solution
Configurable I/O Support for 3.3 V / 5 V PCI, 5 V
TTL, 3.3 V LVTTL, 2.5 V LVCMOS2
2.5 V, 3.3 V, and 5 V Mixed-Voltage Operation with
5 V Input Tolerance and 5 V Drive Strength
Devices Support Multiple Temperature Grades
Configurable Weak-Resistor Pull-Up or Pull-Down
for I/O at Power-Up
Individual Output Slew Rate Control
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Boundary-Scan Testing in Compliance with IEEE
Standard 1149.1 (JTAG)
Actel Secure Programming Technology with
FuseLock™ Prevents Reverse Engineering and
Design Theft
Table 1 •
SX-A Product Profile
Device
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Dedicated Flip-Flops
Maximum Flip-Flops
Maximum User I/Os
Global Clocks
Quadrant Clocks
Boundary Scan Testing
3.3 V / 5 V PCI
Input Set-Up (External)
Speed Grades
Temperature Grades
Package (by pin count)
PQFP
TQFP
PBGA
FBGA
CQFP
A54SX08A
8,000
12,000
768
512
256
512*
130
3
0
Yes
Yes
0 ns
–F, Std, –1, –2
C, I, A, M
208
100, 144
144
A54SX16A
16,000
24,000
1,452
924
528
990
180
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144
144, 256
A54SX32A
32,000
48,000
2,880
1,800
1,080
1,980
249
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144, 176
329
144, 256, 484
208, 256
A54SX72A
72,000
108,000
6,036
4,024
2,012
4,024
360
3
4
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
256, 484
208, 256
Note:
*A maximum of 512 registers is possible if all 512 C cells are used to build an additional 256 registers
February 2005
© 2005 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
Detailed explanation of inittab file in linux
Reposted from: http://www.2cto.com/os/201108/98426.htmlThe process number of init is 1 (ps -aux | less). From this point, we can see that the init process is the starting point of all system processes...
zhouning201 Linux and Android
【ESP32-Korvo Review】(2) Getting to know ESP32
[i=s]This post was last edited by cruelfox on 2021-1-31 11:06[/i]  The difference between the ESP32 chip and the most common ARM MCU is quite large. First of all, because of the different processor co...
cruelfox Domestic Chip Exchange
Free application, first experience: NXP's latest LPC1500 development board, come quickly! (Ended)
[size=4][url=https://bbs.eeworld.com.cn/thread-439096-1-1.html]>>First Batch of Winners[/url] [url=https://bbs.eeworld.com.cn/thread-440428-1-1.html]>>Second Batch of Winners[/url] NXP LPC1500 develop...
EEWORLD社区 NXP MCU
The difference between LED cold light source and thermal light source
Thermal light source: A light source that uses thermal energy to excite, such as an incandescent lamp that emits light through thermal radiation at a temperature of 3,000-4,000K. Incandescent lamps ha...
探路者 LED Zone
Ask about ESP32 remote upgrade
Guys, help please If the ESP32+microPython board needs to be upgraded during use, I don't know how to do it nowThe current idea is this: 1. Program upgradeThe program remotely downloads the file main-...
极限零 MicroPython Open Source section
Use timer to achieve 1S on-time switching
[color=#252525][size=14px]Stop talking nonsense and post the code, which has been tested on the development board. [/size][/color] [color=#252525][size=14px]/******************************************...
DPJ_PLC MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1640  2614  1576  1996  902  34  53  32  41  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号