EEWORLDEEWORLDEEWORLD

Part Number

Search

CDR32BP820BJMPAC

Description
CAPACITOR, CERAMIC, MULTILAYER, 100 V, BP, 0.000082 uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size104KB,11 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

CDR32BP820BJMPAC Overview

CAPACITOR, CERAMIC, MULTILAYER, 100 V, BP, 0.000082 uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT

CDR32BP820BJMPAC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instruction, 1206
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.000082 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Manufacturer's serial numberCDR
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PUNCHED PAPER, 7 INCH
positive tolerance5%
Rated (DC) voltage (URdc)100 V
GuidelineMIL-PRF-55681
size code1206
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
CDR-MIL-PRF-55681
Vishay Vitramon
Multilayer Ceramic Chip Capacitors,
Qualified, Type CDR
FEATURES
Military qualified products
ELECTRICAL SPECIFICATIONS
NOTE:
Electrical characteristics at + 25 °C unless otherwise
specified.Capacitance
Range:
1.0 pF to 0.47 µF
Voltage - Temperature Limits:
BP: 0 ± 30 ppm/°C from - 55 °C to + 125 °C, with 0 Vdc applied
BX: ± 15 % from - 55 °C to + 125 °C, with 0 Vdc applied
BX: + 15, - 25 % from - 55 °C to + 125 °C, with 100 % rated Vdc applied
Federal stock control number, CAGE CODE 95275
High reliability tested per MIL-PRF-55681
Lead (Pb)-free applied for “Y” and “M” termination code
Tin/Lead “Z” and “U” termination codes available
Available
RoHS*
COMPLIANT
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
Delectric Withstanding Voltage (DWV):
This is the maximum voltage the capacitors are tested for a
1 to 5 second period and the charge/discharge current does
not exceed 50 mA.
100 Vdc: DWV at 250 % of rated voltage
Dissipation Factor (DF):
BP: 0.15 % maximum; BX: 2.5 % maximum
Test Frequency: 1 MHz ± 50 kHz for BP capacitors
1000 pF
and for BX capacitors
100 pF
All other BP and BX capacitors are tested at 1 kHz ± 50 Hz
DIMENSIONS
in inches [millimeters]
L
W
T
(Max. )
P
MIL-PRF-55681
/1
STYLE
CDR01
CDR02
CDR03
CDR04
CDR06
CDR31
CDR32
CDR33
CDR34
CDR35
/3
/7
/8
/9
/10
/11
LENGTH
(L)
0.080 ± 0.015 [2.03 ± 0.38]
0.180 ± 0.015 [4.57 ± 0.38]
0.180 ± 0.015 [4.57 ± 0.38]
0.180 ± 0.015 [4.57 ± 0.38]
0.220 ± 0.010 [5.59 ± 0.25]
0.078 ± 0.008 [2.00 ± 0.20]
0.125 ± 0.008 [3.20 ± 0.20]
0.125 ± 0.010 [3.20 ± 0.25]
0.176 ± 0.010 [4.50 ± 0.25]
0.176 ± 0.012 [4.50 ± 0.30]
WIDTH
(W)
0.050 ± 0.015 [1.27 ± 0.38]
0.050 ± 0.015 [1.27 ± 0.38]
0.080 ± 0.015 [2.03 ± 0.38]
0.125 ± 0.015 [3.20 ± 0.38]
0.250 ± 0.010 [6.35 ± 0.25]
0.049 ± 0.008 [1.25 ± 0.20]
0.062 ± 0.008 [1.60 ± 0.20]
0.098 ± 0.010 [2.50 ± 0.25]
0.125 ± 0.010 [3.20 ± 0.25]
0.250 ± 0.012 [6.40 ± 0.30]
THICKNESS (T)
(Max.)
0.055 [1.40]
0.055 [1.40]
0.080 [2.03]
0.080 [2.03]
0.045 [1.14]
0.051 [1.30]
0.051 [1.30]
0.059 [1.50]
0.059 [1.50]
0.059 [1.50]
TERM. (P)
(Min.)
(Max.)
0.010 [0.25]
0.030 [0.76]
0.010 [0.25]
0.030 [0.76]
0.010 [0.25]
0.030 [0.76]
0.010 [0.25]
0.030 [0.76]
0.010 [0.25]
0.030 [0.76]
0.012 [0.30]
0.028 [0.70]
0.012 [0.30]
0.028 [0.70]
0.010 [0.25]
0.030 [0.76]
0.010 [0.25]
0.030 [0.76]
0.008 [0.20]
0.032 [0.80]
ORDERING INFORMATION - MILITARY
CDR31
BX
102
A
DC
MILITARY DIELECTRIC CAPACITANCE
NOMINAL
VOLTAGE
STYLES
CODE
RATING
1)
BP and BX Expressed in
A = 50 V
CDR01
picofarads
B = 100 V
CDR02
(pF). The first
CDR03
two digits are
CDR04
significant,
CDR06
the third is
CDR31
a multiplier.
CDR32
Examples:
CDR33
102 = 1000 pF
CDR34
1R8 = 1.8 pF
CDR35
K
CAPACITANCE
TOLERANCE
C = ± 0.25 pF
D = ± 0.5 pF
F=±1%
J=±5%
K = ± 10 %
M = ± 20 %
Y
TERMINATION
Y = Ni barrier with 100 % tin
W = Ni barrier with 100 %
tin or tin/lead plate with min.
4 % lead
Z = Ni barrier with tin/lead
plate min. 4 % lead
M = AgPd
U = Ni barrier with solder
coated (tin/lead alloy,
with a minimum of 4
percent lead)
S
FAILURE
RATE
M = 1.0 %
P = 0.1 %
R = 0.01 %
S = 0.001 %
Consult
factory for
failure rate
status
A
MARKING
A = Unmarked
T
PACKAGING
T = 7" reel/plastic tape
J = 7" reel/plastic tape (low qty)
C = 7" reel/paper tape
R = 11 1/4" reel/plastic tape
P = 11 1/4" reel/paper tape
B = Bulk
Note
1. DC voltage rating should not be exceeded in application
2. MIL-PFR_55681 “U” Termination part number code for CDR product length,width and thickness dimensions positive tolerances (including
bandwidth) above are allowed to increase by the following amounts:
Length
Width/Thickness
CDR01
0.020 [0.51]
0.015 [0.38]
CDR02-06
0.025 [0.64]
0.015 [0.38]
CDR31-35
0.023 [0.60]
0.012 [0.30]
* Pb containing terminations are not RoHS compliant, exemptions may apply
www.vishay.com
45
For technical questions, contact: mlcc.specials@vishay.com
Document Number 45026
Revision: 04-Sep-06
Analog/digital mixed circuit acceleration simulation technology
Analog/digital mixed circuit acceleration simulation technology[Source: Electronic Engineering Journal] [Author: Lu Zhenting, Song Lei] [Time: 2006-1-17 9:14:21] [Clicks: 90]Introduction to Fast SPICE...
fighting Analog electronics
Ask a question about clock settings in 430:13:
In SPI mode, I see that many examples do not set BCSCTL1 and 2, but only prompt at the beginning that the MCLK, SMCLK, and ACLK of the program are equal to something. Is this feasible?If I connect XT1...
fanfanworm Microcontroller MCU
Received the prize, thanks to Maylove
[b][font=Microsoft Yahei][size=3]Download the prizes of ON Semiconductor's Wireless and Wearable Portable Solutions event and post pictures later. [/size][/font][/b] [b][font=Microsoft Yahei][size=3]T...
guo8113 Talking
Has anyone done any work on sparse matrix decomposition on FPGA?
Has anyone done sparse matrix decomposition on FPGA? I would like to ask for your advice QQ: 1105022747...
andyourself FPGA/CPLD
Please advise how to quickly solve the hardfaultexception problem
During a debugging session, I found that after the program ran for a while, the system would enter a hardfaultexception. After reading many related posts in the forum, I have a general understandingof...
weixichao stm32/stm8
Keysight Technologies Registration Prize Draw First Prize Week Champion and March 5th - March 7th Winners Express
[size=4][font=微软雅黑]Newspapers are on sale, newspapers are on sale! The latest list of winners of Keysight Technologies' registration lucky draw is here, including the first weekly champion from China....
nmg Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1475  1434  615  869  2725  30  29  13  18  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号