AGLN010V2-ZUCG81YI datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> AGLN010V2-ZUCG81YI

AGLN010V2-ZUCG81YI: DescriptionFPGA, 520 CLBS, 20000 GATES, PBGA81; Categorysemiconductor Programmable logic devices; File Size7MB，148 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

AGLN010V2-ZUCG81YI Overview

FPGA, 520 CLBS, 20000 GATES, PBGA81

AGLN010V2-ZUCG81YI Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	81
Maximum operating temperature	70 Cel
Minimum operating temperature	-20 Cel
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.14 V
Rated supply voltage	1.2 V
Processing package description	5 X 5 MM, 0.80 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, CSP-81
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Craftsmanship	CMOS
packaging shape	SQUARE
Package Size	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
surface mount	Yes
Terminal form	BALL
Terminal spacing	0.5000 mm
terminal coating	NOT SPECIFIED
Terminal location	BOTTOM
Packaging Materials	PLASTIC/EPOXY
Temperature level	OTHER
organize	520 CLBS, 20000 GATES
Number of configurable logic modules	520
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits	20000

Preview

Download Datasheet

View All

Revision 19

DS0110

IGLOO nano Low Power Flash FPGAs

with Flash*Freeze Technology

Features and Benefits

Low Power

•

nanoPower Consumption—Industry’s Lowest Power

1.2 V to 1.5 V Core Voltage Support for Low Power

Supports Single-Voltage System Operation

Low Power Active FPGA Operation

Flash*Freeze Technology Enables Ultra-Low Power

Consumption while Maintaining FPGA Content

• Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode

• As Small as 3x3 mm in Size

High-Performance Routing Hierarchy

Advanced I/Os

• Segmented, Hierarchical Routing and Clock Structure

• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

• Bank-Selectable I/O Voltages—up to 4 Banks per Chip

• Single-Ended I/O Standards: LVTTL, LVCMOS

3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V

• Wide Range Power Supply Voltage Support per JESD8-B,

Allowing I/Os to Operate from 2.7 V to 3.6 V

• Wide Range Power Supply Voltage Support per JESD8-12,

Allowing I/Os to Operate from 1.14 V to 1.575 V

• I/O Registers on Input, Output, and Enable Paths

• Selectable Schmitt Trigger Inputs

• Hot-Swappable and Cold-Sparing I/Os

• Programmable Output Slew Rate and Drive Strength

• Weak Pull-Up/-Down

• IEEE 1149.1 (JTAG) Boundary Scan Test

• Pin-Compatible Packages across the IGLOO

Family

†

• Up to Six CCC Blocks, One with an Integrated PLL

• Configurable Phase Shift, Multiply/Divide, Delay

Capabilities, and External Feedback

• Wide Input Frequency Range (1.5 MHz up to 250 MHz)

• 1 kbit of FlashROM User Nonvolatile Memory

• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM

Blocks (×1, ×2, ×4, ×9, and ×18 organizations)

†

• True Dual-Port SRAM (except × 18 organization)

†

• Tj = -20°C to +85°C

Small Footprint Packages

Wide Range of Features

Reprogrammable Flash Technology

•

130-nm, 7-Layer Metal, Flash-Based CMOS Process

Instant On Level 0 Support

Single-Chip Solution

Retains Programmed Design When Powered Off

250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System

Performance

• 10,000 to 250,000 System Gates

• Up to 36 kbits of True Dual-Port SRAM

• Up to 71 User I/Os

Clock Conditioning Circuit (CCC) and PLL

In-System Programming (ISP) and Security

Embedded Memory

• ISP Using On-Chip 128-Bit Advanced Encryption Standard

(AES) Decryption via JTAG (IEEE 1532–compliant)

• FlashLock

Designed to Secure FPGA Contents

• 1.2 V Programming

Enhanced Commercial Temperature Range

AGLN060

AGLN030Z

IGLOO nano Devices

IGLOO nano-Z Devices

System Gates

Typical Equivalent Macrocells

VersaTiles (D-flip-flops)

Flash*Freeze Mode (typical, µW)

RAM Kbits (1,024 bits)

4,608-Bit Blocks

Secure (AES)

AGLN010 AGLN015

AGLN020

10,000

260

–

2,3

AGLN125

AGLN250

AGLN060Z

60,000

512

1,536

Yes

AGLN125Z

125,000

1,024

3,072

Yes

AGLN250Z

250,000

2,048

6,144

Yes

15,000

128

384

–

20,000

172

520

–

30,000

256

768

–

FlashROM Kbits (1,024 bits)

ISP

Integrated PLL in CCCs

VersaNet Globals

I/O Banks

Maximum User I/Os (packaged device)

Maximum User I/Os (Known Good Die)

–

† AGLN030 and smaller devices do not support this feature.

October 2015

Recommended Resources

Input and output circuit structure of MPD7500G b

Simple phone code lock circuit

Simple and interesting timing circuit for playing chess

TDA1905 power amplifier circuit diagram

Undervoltage alarm circuit diagram using LT1073

Regarding the memory of PIC microcontroller? The memory of PIC microcontroller is divided into 4 parts (PIC16F877A): The PIC microcontroller memory is divided into 4 banks (PIC16F877A). Why is it divided into 4 banks? The PIC microcontroller memory is divided into 4 pages. Why are there the same registers in differe...; xiaoling Microchip MCU

Battery Technology Overview: [table][tr][td][table=98][tr][td]Battery Technology Overview[/td][/tr][tr][td][/td][/tr][tr][td][/td][/tr][tr][td][table=80][tr][td][align=center]Battery technology has come a long way, but its core t...; tonytong Power technology

Video explanation: Shanghai Teacher You's Verilog entry to practical experience Lesson 12: [size=4][b][color=red]Shanghai Teacher You[/color][/b]Verilog Introduction to Practice[b][color=red]Lesson 12[/color][/b]——[b][color=red]Fixed-point conversion of floating-point numbers in digital sig...; l51031767 FPGA/CPLD

On the second day of the Chinese New Year, 3D printing assembly progress.: By the way, I went out every day these days, I was so tired, and the assembly progress was slow. I installed the extruder part these days, and there are several problems.The first is this connector, w...; 07611128 Creative Market

Qorvo's RF front-end technology innovation leads the development of 5G terminals: In the 5G era, terminals have become the focus of attention in various industries. Terminals are the part closest to users and directly affect users' 5G experience. In smart terminals, RF front-end mo...; Jacktang RF/Wirelessly

Get the Chinese character internal code and then get the font under evc: Hi, everyone, I have a question: 1. How do you get the internal code of Chinese characters under evc? Suppose the Chinese character is "房", its internal code is 623F, and in GB2312 it is 2331. If you ...; dlw123 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components