EEWORLDEEWORLDEEWORLD

Part Number

Search

AGLN020V2-QN81YPP

Description
FPGA, 520 CLBS, 20000 GATES, PBGA81
Categorysemiconductor    Programmable logic devices   
File Size7MB,148 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

AGLN020V2-QN81YPP Overview

FPGA, 520 CLBS, 20000 GATES, PBGA81

AGLN020V2-QN81YPP Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals81
Maximum operating temperature70 Cel
Minimum operating temperature-20 Cel
Maximum supply/operating voltage1.58 V
Minimum supply/operating voltage1.14 V
Rated supply voltage1.2 V
Processing package description5 X 5 MM, 0.80 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, CSP-81
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID ARRAY, VERY THIN PROFILE, FINE PITCH
surface mountYes
Terminal formBALL
Terminal spacing0.5000 mm
terminal coatingNOT SPECIFIED
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
Temperature levelOTHER
organize520 CLBS, 20000 GATES
Number of configurable logic modules520
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits20000
Revision 19
DS0110
IGLOO nano Low Power Flash FPGAs
with Flash*Freeze Technology
Features and Benefits
Low Power
nanoPower Consumption—Industry’s Lowest Power
1.2 V to 1.5 V Core Voltage Support for Low Power
Supports Single-Voltage System Operation
Low Power Active FPGA Operation
Flash*Freeze Technology Enables Ultra-Low Power
Consumption while Maintaining FPGA Content
• Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode
• As Small as 3x3 mm in Size
High-Performance Routing Hierarchy
Advanced I/Os
• Segmented, Hierarchical Routing and Clock Structure
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Wide Range Power Supply Voltage Support per JESD8-12,
Allowing I/Os to Operate from 1.14 V to 1.575 V
• I/O Registers on Input, Output, and Enable Paths
• Selectable Schmitt Trigger Inputs
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the IGLOO
®
Family
• Up to Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay
Capabilities, and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except × 18 organization)
• Tj = -20°C to +85°C
Small Footprint Packages
Wide Range of Features
Reprogrammable Flash Technology
130-nm, 7-Layer Metal, Flash-Based CMOS Process
Instant On Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System
Performance
• 10,000 to 250,000 System Gates
• Up to 36 kbits of True Dual-Port SRAM
• Up to 71 User I/Os
Clock Conditioning Circuit (CCC) and PLL
In-System Programming (ISP) and Security
Embedded Memory
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
• 1.2 V Programming
Enhanced Commercial Temperature Range
AGLN060
AGLN030Z
1
IGLOO nano Devices
IGLOO nano-Z Devices
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
Flash*Freeze Mode (typical, µW)
RAM Kbits (1,024 bits)
2
4,608-Bit Blocks
Secure (AES)
2
1
AGLN010 AGLN015
1
AGLN020
10,000
86
260
2
1
2,3
AGLN125
1
AGLN250
1
AGLN060Z
60,000
512
1,536
10
18
4
1
Yes
1
18
2
71
71
AGLN125Z
125,000
1,024
3,072
16
36
8
1
Yes
1
18
2
71
71
AGLN250Z
1
250,000
2,048
6,144
24
36
8
1
Yes
1
18
4
68
68
15,000
128
384
4
1
4
3
49
20,000
172
520
4
1
4
3
52
52
30,000
256
768
5
1
6
2
77
83
FlashROM Kbits (1,024 bits)
ISP
2
Integrated PLL in CCCs
VersaNet Globals
I/O Banks
Maximum User I/Os (packaged device)
Maximum User I/Os (Known Good Die)
4
2
34
34
† AGLN030 and smaller devices do not support this feature.
October 2015
© 2015 Microsemi Corporation
I
How to identify the quality of LED full-color display
The quality of a full-color display can be judged mainly from the following aspects:    1. Flatness    The surface flatness of the display screen should be within ±1mm to ensure that the displayed ima...
探路者 LED Zone
TLP521 optocoupler isolation resistor size selection problem
In the figure, the CON point should be pulled up to a high level, but the actual test shows only 0.8V. Why is this? How can I pull up the CON point to close the optocoupler switch? [[i] This post was ...
linjingui Test/Measurement
Ask a question about the design of Altera DE-2 (high score help)
Now I want to use an Altera de-2 chip to simulate the performance of a system design. One solution is to design a router by myself, and then a 3*3 mesh structure. In addition, each router is connected...
zfnlj Embedded System
C2000 Piccolo LaunchPad is 50% off
...
qinkaiabc Microcontroller MCU
The limits of power amplifier use
In order to achieve the reliability design of the power amplifier, the amplifier's tolerance must be considered. The power range limit is determined by the safe operating area (SOA) curve of the power...
fighting Analog electronics
Bendable PCB chain plate
Project from Geek Mom shows a bendable PCB chain boardProject website...
dcexpert DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2168  1525  1516  2722  1070  44  31  55  22  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号