AS5C4009CW-85L/H datasheet, PDF

Datasheet> All Categories > AS5C4009CW-85L/H

Preview

AS5C4009CW-85L/H: DescriptionSRAM; File Size132KB，12 Pages; ManufacturerETC1

Download Datasheet Compare View All

AS5C4009CW-85L/H Overview

SRAM

Preview

Download Datasheet

View All

SRAM

Austin Semiconductor, Inc.

512K x 8 SRAM

Ultra Low Power SRAM

AVAILABLE AS MILITARY

SPECIFICATION

• SMD 5962-95613

• MIL STD-883

1,2

AS5C4009

PIN ASSIGNMENT

(Top View)

32-Pin DIP, 32-Pin SOJ

& 32-Pin TSOP

FEATURES

• Ultra Low Power with 2V Data Retention

(0.2mW MAX worst case Power-down standby)

• Fully Static, No Clocks

• Single +5V ±10% power supply

• Easy memory expansion with CE\ and OE\ options

• All inputs and outputs are TTL-compatible

• Three state outputs

• Operating temperature range:

Ceramic -55

C to +125

C & -40

C to +85

Plastic

-40

C to +85

1. Not applicable to plastic package

2. Applies to CW package only.

3. Contact factory for -55

C to +125

A18

A16

A14

A12

Vcc

A15

A17

WE\

A13

A11

OE\

A10

CE\

I/08

I/07

I/06

I/05

I/04

OPTIONS

MARKING

• Timing

55ns access

-55

70ns access

-70

85ns access

-85

100ns access

-100

• Packages

Ceramic Dip (600 mil)

Ceramic SOJ

ECJ

Plastic TSOP

•

Options

2V data retention/very low power L

I/01

I/02

I/03

Vss

No. 112

No. 502

No. 1002

GENERAL DESCRIPTION

The AS5C4009 is organized as 524,288 x 8 SRAM utilizing a

special ultra low power design process. ASI’s pinout adheres to the

JEDEC standard for pinout on 4 megabit SRAMs. The evolutionary 32

pin version allows for easy upgrades from the 1 meg SRAM design.

For flexibility in memory applications, ASI offers chip enable (CE\)

and output enable (OE\) capabilities. These features can place the

outputs in High-Z for additional flexibility in system design.

This devices operates from a single +5V power supply and all

inputs and outputs are fully TTL-compatible.

Writing to these devices is accomplished when write enable (WE\)

and CE\ inputs are both LOW. Reading is accomplished when WE\

remains HIGH and CE\ and OE\ go LOW. The device offers a re-

duced power standby mode when disabled, by lowering VCC to 2V and

maintaining CE\ = 2V. This allows system designers to meet ultra low

standby power requirements.

4. For DG package, contact factory

5. Contact Factory

NOTE:

Not all combinations of operating temperature, speed, data retention and low power are

necessarily available. Please contact the factory for availability of specific part number

combinations.

Pin Name

Function

WE\

Write Enable Input

CE\

Chip Select Input

OE\

Output Enable Input

A0 - A18 Address Inputs

I/O1 - I/O8 Data Inputs/Outputs

Vcc

Power

Vss

Ground

For more products and information

please visit our web site at

www.austinsemiconductor.com

AS5C4009

Rev. 5.0 6/03

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.

AS5C4009CW-85L/H Related Products

	AS5C4009CW-85L/H	AS5C4009	AS5C4009CW-100/H	AS5C4009CW-100L/H
Description	SRAM	SRAM	SRAM	SRAM

Recommended Resources

heartbeat sensor

Transistor electronic relay circuit diagram controlling base

Cricket sound circuit

Digital display multi-function thermometer circuit

555 electronic therapy circuit with adjustable frequency and duty cycle

We need to detect the pitch angle and the left and right movement angle of the plane. Please help.: I need to detect two directions, pitch and left-right rotation. I have read many posts about accelerometers, which usually calculate the inclination of the sensor's X and Y axes, but I have never seen...; huang137 Sensor

It is said that this is the most accurate personality test in the world!: Personality Test - It is said to be the most accurate in the world. This is a very interesting psychological test, and it is very simple and accurate. To evaluate your own personality, please look at ...; lunbor Talking

How to understand keeping time negative: Why is the hold time negative? Is it because the clock frequency is too high? By the way, you can see the minimum hold time bit 0 on the DATASHEET provided by ALTAER. From the definition of hold time,...; eeleader FPGA/CPLD

Electronic combination lock: The course design requires making an electronic password lock, but the one I made cannot change the password and power-off protection. The teacher said it is not qualified! Experts, please help me sen...; yanyang1127 Embedded System

Verilog programming using D flip-flops to generate fixed sequences: As shown in the picture below, I use D flip-flops to form a shift register to generate a fixed sequence 10001110. There is no error in the rtl circuit diagram, but the simulation on modelsim only has ...; cmflyme FPGA/CPLD

Threshold setting for A/D high-speed acquisition of analog signals: Source: Single-chip microcomputer and embedded system applicationAuthor: Li Daguo and Zhang Qingming, Beijing Institute of Technology The A/D conversion interface circuit is a link in the forward chan...; fighting Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components