ATT3042-100M132I datasheet, PDF

Datasheet> All Categories > ATT3042-100M132I

Preview

ATT3042-100M132I: DescriptionField-Programmable Gate Arrays; File Size497KB，80 Pages; ManufacturerETC1

Download Datasheet View All

ATT3042-100M132I Overview

Field-Programmable Gate Arrays

Preview

Download Datasheet

View All

Data Sheet

February 1997

ATT3000 Series Field-Programmable Gate Arrays

Features

Description

The CMOS ATT3000 Series Field-Programmable

Gate Array (FPGA) family provides a group of high-

density, digital integrated circuits. Their regular,

extendable, ﬂexible, user-programmable array

architecture is composed of a conﬁguration program

store plus three types of conﬁgurable elements: a

perimeter of I/O blocks, a core array of logic blocks,

and resources for interconnection. The general struc-

ture of an FPGA is shown in Figure 1.

The

ORCA

Foundry for ATT3000 Development Sys-

tem provides automatic place and route of netlists.

Logic and timing simulation are available as design

veriﬁcation alternatives. The design editor is used for

interactive design optimization and to compile the

data pattern that represents the conﬁguration pro-

gram.

The FPGA’s user-logic functions and interconnec-

tions are determined by the conﬁguration program

data stored in internal static memory cells. The pro-

gram can be loaded in any of several modes to

accommodate various system requirements. The

program data resides externally in an EEPROM,

EPROM, or ROM on the application circuit board, or

on a ﬂoppy disk or hard disk. On-chip initialization

logic provides for optional automatic loading of pro-

gram data at powerup. A serial conﬁguration PROM

can provide a very simple serial conﬁguration pro-

gram storage.

Xilinx, XC3000,

and

XC3100

are registered trademarks of

Xilinx, Inc.

High performance:

— Up to 270 MHz toggle rates

— 4-input LUT delays <2.7 ns

User-programmable gate arrays

— Unlimited reprogrammability

— Easy design iteration through in-system

logic changes

Flexible array architecture:

— Compatible arrays ranging from 1500 to

6000 gate logic complexity

— Extensive register, combinatorial, and I/O

capabilities

— Low-skew clock nets

— High fan-out signal distribution

— Internal 3-state bus capabilities

— TTL or CMOS input thresholds

— On-chip oscillator ampliﬁer

Standard product availability:

— Low-power 0.55 µm CMOS, static memory

technology

— Pin-for-pin compatible with

Xilinx* XC3000*

and

XC3100*

families

— Cost-effective for volume production

— 100% factory pretested

— Selectable conﬁguration modes

ORCA™

Foundry for ATT3000 Development

System support

All FPGAs processed on a QML-certiﬁed line

Extensive packaging options

Table 1. ATT3000 Series FPGAs

FPGA

ATT3020

ATT3030

ATT3042

ATT3064

ATT3090

Max

Logic

Gates

1,500

2,000

3,000

4,500

6,000

Typical Gate

Range

1,000—1,500

1,500—2,000

2,000—3,000

3,500—4,500

5,000—6,000

Conﬁgurable

Logic

Blocks

100

144

224

320

Array

8x8

10 x 10

12 x 12

16 x 14

20 x 16

User I/Os

Max

120

144

Flip-

Flops

256

360

480

688

928

Horizontal

Long Lines

Conﬁguration

Data Bits

14,779

22,176

30,784

46,064

64,160

Recommended Resources

Do you know the STM32H7 MCU that uses Arm security architecture to improve protection performance?

Electric blanket thermostat circuit household appliance circuit

Programmed eight-channel cascade timing circuit

AC and DC inflow automatic switching circuit diagram

Simple multi-waveform oscillator

Computer motherboard circuit diagram 440LX2_23

ARM assembly code analysis: As shown in the figure, this is an interrupt function handler that runs on M4. The corresponding C code function should be the following function, temp = h_0x10000158 & 0x3; switch(temp) { case 0,1,2,...; jplzl10000 ARM Technology

Accidentally leaked company source code to GitHub, fined 200,000 and sentenced to six months in prison!: [align=left][color=rgb(51, 51, 51)][font=微软雅黑][size=3]According to Southern Metropolis Daily, the Shenzhen Court recently made a first-instance judgment on the DJI source code leak case. Taking into a...; eric_wang Talking

It is recommended to open a lanuchpad section: The forum is now carrying out a lanuchpad learning activity, and everyone is very passionate.But I found that the TI section now has sections such as MCU, DSP, M3, etc., but there is no special sectio...; tiankai001 TI Technology Forum

Use of ad936x software: [i=s] This post was last edited by Buzhulun on 2015-3-15 21:01 [/i] I received a magazine from AD today. I think I wrote my information on the forum and received its brochure. Well, let's talk about A...; 不足论 ADI Reference Circuit

Ready to use, STM32G474 driver for LIS2MDL magnetometer: The project is built using STM32CubeMX, STMems StandardC official driver, based on NUCLEO-G474 development board...; littleshrimp ST Sensors & Low Power Wireless Technology Forum

SparkRoad Evaluation (3) - Lookup Table and Combinatorial Logic Test: This board has the hardware for digital tube display. Next, I will conduct a simple test, a 3-input lookup table test, to verify the use of digital tubes and make a digital display module. module segt...; bigbat Domestic Chip Exchange

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components