ATT3090-70H68I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > ATT3090-70H68I

Preview

ATT3090-70H68I: DescriptionField-Programmable Gate Arrays; File Size497KB，80 Pages; ManufacturerETC1

Download Datasheet View All

ATT3090-70H68I Overview

Field-Programmable Gate Arrays

Preview

Download Datasheet

View All

Data Sheet

February 1997

ATT3000 Series Field-Programmable Gate Arrays

Features

Description

The CMOS ATT3000 Series Field-Programmable

Gate Array (FPGA) family provides a group of high-

density, digital integrated circuits. Their regular,

extendable, ﬂexible, user-programmable array

architecture is composed of a conﬁguration program

store plus three types of conﬁgurable elements: a

perimeter of I/O blocks, a core array of logic blocks,

and resources for interconnection. The general struc-

ture of an FPGA is shown in Figure 1.

The

ORCA

Foundry for ATT3000 Development Sys-

tem provides automatic place and route of netlists.

Logic and timing simulation are available as design

veriﬁcation alternatives. The design editor is used for

interactive design optimization and to compile the

data pattern that represents the conﬁguration pro-

gram.

The FPGA’s user-logic functions and interconnec-

tions are determined by the conﬁguration program

data stored in internal static memory cells. The pro-

gram can be loaded in any of several modes to

accommodate various system requirements. The

program data resides externally in an EEPROM,

EPROM, or ROM on the application circuit board, or

on a ﬂoppy disk or hard disk. On-chip initialization

logic provides for optional automatic loading of pro-

gram data at powerup. A serial conﬁguration PROM

can provide a very simple serial conﬁguration pro-

gram storage.

Xilinx, XC3000,

and

XC3100

are registered trademarks of

Xilinx, Inc.

High performance:

— Up to 270 MHz toggle rates

— 4-input LUT delays <2.7 ns

User-programmable gate arrays

— Unlimited reprogrammability

— Easy design iteration through in-system

logic changes

Flexible array architecture:

— Compatible arrays ranging from 1500 to

6000 gate logic complexity

— Extensive register, combinatorial, and I/O

capabilities

— Low-skew clock nets

— High fan-out signal distribution

— Internal 3-state bus capabilities

— TTL or CMOS input thresholds

— On-chip oscillator ampliﬁer

Standard product availability:

— Low-power 0.55 µm CMOS, static memory

technology

— Pin-for-pin compatible with

Xilinx* XC3000*

and

XC3100*

families

— Cost-effective for volume production

— 100% factory pretested

— Selectable conﬁguration modes

ORCA™

Foundry for ATT3000 Development

System support

All FPGAs processed on a QML-certiﬁed line

Extensive packaging options

Table 1. ATT3000 Series FPGAs

FPGA

ATT3020

ATT3030

ATT3042

ATT3064

ATT3090

Max

Logic

Gates

1,500

2,000

3,000

4,500

6,000

Typical Gate

Range

1,000—1,500

1,500—2,000

2,000—3,000

3,500—4,500

5,000—6,000

Conﬁgurable

Logic

Blocks

100

144

224

320

Array

8x8

10 x 10

12 x 12

16 x 14

20 x 16

User I/Os

Max

120

144

Flip-

Flops

256

360

480

688

928

Horizontal

Long Lines

Conﬁguration

Data Bits

14,779

22,176

30,784

46,064

64,160

Recommended Resources

STK4181 II power amplifier circuit diagram

Automatic voltmeter circuit with impedance converter

Inductive Boost Converter LED Driver

Circuit diagram using joint shed transistors in electronic ballasts

Pulse width detection circuit

DT840D/CM3900A type 3 1/2 digital multimeter circuit

SSDs Maintain Data Integrity: Read Retry: Reprinted from [url]http://blog.sina.com.cn/s/blog_679f935601014glb.html[/url] Intel introduced a method to maintain NAND data integrity in SSDs using 20nm technology at the Flash Summit. [url=http://...; 白丁 FPGA/CPLD

Timing function problem under EVC: I saw someone say that the timer function timeSetEvent() can be used in EVC, but I don't know how to use it. I hope an expert can teach me. It would be best if there is sample code. Participants in th...; converter Embedded System

The NPX1 represents the world's first generation of Remote Tire Pressure Monitoring (RTPM) sensors.: The NPX1 sensor integrates a silicon pressure sensor, a temperature sensor, an electric pressure sensor and a low-power 8-bit RISC processor, as well as a low-frequency wake-up input stage to meet the...; sensorexpert Industrial Control Electronics

What happens if you don't wait for the clock to stabilize after setting up the PLL?: What will happen if you don't wait for the clock to stabilize after setting the PLL? I've always wanted to know, but I didn't dare to try. I tested it on my own gadgets and didn't find any problems. W...; cl17726 Talking

【LPC54100】 LPC54102+cc2540f256 Bluetooth BLE4.0 four-axis small aircraft DIY summary: Working principle block diagram...; 大秦正声 NXP MCU

E-book: Amplifier and Converter Analog Design Tips—from Texas Instruments: Since the launch of "30 Examples of Power Switch Design Secrets", it has received enthusiastic responses from engineers.In response to strong demand, we now release "Analog Design Techniques for Opera...; 德州仪器 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components