VJ1210A182KNBAT2M datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> VJ1210A182KNBAT2M

VJ1210A182KNBAT2M: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.0018 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE AND ROHS COMPLIANT; CategoryPassive components capacitor; File Size130KB，15 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ1210A182KNBAT2M Overview

CAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.0018 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE AND ROHS COMPLIANT

VJ1210A182KNBAT2M Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	incompatible
Maker	Vishay
package instruction	, 1210
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	MIL-PRF-55681
capacitance	0.0018 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.7 mm
JESD-609 code	e4
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, EMBOSSED PLASTIC, 7 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	100 V
size code	1210
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Silver/Palladium (Ag/Pd)
Terminal shape	WRAPAROUND
width	2.5 mm

Preview

Download Datasheet

View All

VJ Hi-Rel Series

www.vishay.com

Vishay Vitramon

Surface Mount Multilayer Ceramic Chip Capacitors

for High Reliability Applications

FEATURES

• Manufactured with a combination of design,

materials and tight process control to

achieve very high field reliability

• C0G (NP0) and X7R/X5R dielectrics offered

• MIL-PRF-55681 qualified production line

• Reliability maintenance testing to verify

consistent quality

(X5R max. test temperature: + 85 °C)

• Available with group A and C screening

• Available with only group A screening

• Available with only voltage conditioning

• Customized certification available on request to meet your

quality requirements

• Available with tin-lead barrier terminations order code “L”

• Wet build process

• Reliable Noble Metal Electrode (NME) system

• Material categorization: For definitions of compliance

please see

www.vishay.com/doc?99912

Note

Lead (Pb)-containing terminations are not RoHS-compliant.

Exemptions may apply.

APPLICATIONS

• System critical medical applications

• Mission critical military and aerospace applications

ELECTRICAL SPECIFICATIONS

C0G (NP0)

GENERAL SPECIFICATION

Note

Electrical characteristics at + 25 °C unless otherwise specified

X7R/X5R

GENERAL SPECIFICATION

Note

Electrical characteristics at + 25 °C unless otherwise specified

Operating Temperature:

- 55 °C to + 125 °C

Capacitance Range:

0.5 pF to 56 nF

Voltage Range:

10 V

to 600 V

Temperature Coefficient of Capacitance (TCC)

0 ppm/°C ± 30 ppm/°C from - 55 °C to + 125 °C

Dissipation Factor (DF)

0.1 % maximum at 1.0 V

RMS

and

1 MHz for values



1000 pF

0.1 % maximum at 1.0 V

RMS

and

1 kHz for values > 1000 pF

Insulating Resistance

At + 25 °C 100 000 M min. or 1000

F

whichever is less

At + 125 °C 10 000 M min. or 100

F

whichever is less

Aging Rate:

0 % maximum per decade

Dielectric Strength Test

Performed per method 103 of EIA 198-2-E.

Applied test voltages

250 % of rated voltage



200 V

-rated:

200 % of rated voltage

500 V

-rated:

630 V

-rated:

150 % of rated voltage

Operating Temperature:

- 55 °C to + 125 °C

Capacitance Range:

100 pF to 6.8 μF

Voltage Range:

6.3 V

to 500 V

Temperature Coefficient of Capacitance (TCC)

X5R: ± 15 % from - 55 °C to + 85 °C, with 0 V

applied

X7R: ± 15 % from - 55 °C to + 125 °C, with 0 V

applied

Dissipation Factor (DF)



6.3 V, 10 V ratings: 5 % maximum at 1.0 V

RMS

and 1 kHz

16 V, 25 V ratings: 3.5 % maximum at 1.0 V

RMS

and 1 kHz



50 V ratings: 2.5 % maximum at 1.0 V

RMS

and 1 kHz

Insulating Resistance

At + 25 °C 100 000 M min. or 1000

F

whichever is less

At + 125 °C 10 000 M min. or 100

F

whichever is less

Aging Rate:

1 % maximum per decade

Dielectric Strength Test

Performed per method 103 of EIA 198-2-E.

Applied test voltages

250 % of rated voltage



250 V

-rated:

min. 150 % of rated voltage

500 V

-rated:

630 V

DC,

1000 V

-rated:

150 % of rated voltage

1500 V

, 3000 V

-rated:

120 % of rated voltage

Revision: 15-May-12

Document Number: 45200

For technical questions, contact:

mlcc@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT

www.vishay.com/doc?91000

Recommended Resources

STK435 audio IC circuit diagram

Electrical control circuit of C620 lathe

Parallel switching power supply circuit diagram

Voltage controlled nonlinear function generator circuit diagram

Small battery charger with selectable charging time

555 tone changing audio circuit

Crystal capacitor problem: Will adding crystal oscillator capacitor to CC430 affect program operation?...; lmjvae Microcontroller MCU

Let's fight together, don't be afraid: [i=s]This post was last edited by strong161 on 2017-8-9 11:16[/i] Let's fight back together, don't be scared, I've always been lazy, I recently rented an apartment, and I found it's pretty good after ...; strong161 Talking

Intelligent hardware knowledge system: [align=left][font=Helvetica Neue]First, let me explain the terminology in [/font](2). [/font]Post-command, for example, if we want to copy an object (component), we must first select the object, then ...; jingcheng Analog electronics

[Xiao Meige SOPC Learning Notes] Add a watchdog timer to the NIOS II CPU and use it: [b][align=center][b][size=5]Add a watchdog timer to the NIOS II CPU and use [/size][/b][/align] [/b] [color=#000][size=15px]Configure the watchdog timer: [/size][/color] [color=#000][size=15px]1. Set ...; 芯航线跑堂 FPGA/CPLD

Cortex-M3 transplantation ucos-II: In the ported code, OSIntExit() is used in the clock SysTick_Handler to switch tasks; The code of OSIntExit() is: void OSIntExit (void) { #if OS_CRITICAL_METHOD == 3 /* Allocate storage for CPU status...; wantedlife ARM Technology

EEWORLD University ---- WEBENCH series courses: WEBENCH series courses : https://training.eeworld.com.cn/course/302? ? WEBENCH Design Environments are unique and powerful software tools that provide custom power, lighting, filtering, clock and sens...; chenyy Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components