EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ1812A471FXAAB68

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.00047uF, 1812,
CategoryPassive components    capacitor   
File Size79KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

VJ1812A471FXAAB68 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.00047uF, 1812,

VJ1812A471FXAAB68 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerVishay
package instruction, 1812
Reach Compliance Codecompli
capacitance0.00047 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.18 mm
JESD-609 codee3
length4.5 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance1%
Rated (DC) voltage (URdc)50 V
seriesVJ HIGH REL C0G
size code1812
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
width3.2 mm
VJ High Rel C0G (NP0)
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for High Reliability Applications
FEATURES
Made with a combination of design, materials
and tight process control to achieve very high
field reliability
Surface mount, wet build process
Reliable Noble Metal Electrode (NME) System
MIL-PRF-55681 qualified product line. Reliability
maintenance testing to verify consistent quality
Available with group A and C screening
Available with group A screening only
Available with voltage conditioning only
Customized certification available on request to meet your
quality requirements
Available with tin-lead barrier terminations order code “L”
Compliant to RoHS directive 2002/95/EC
Halogen-free according to IEC 61249-2-21 definition
APPLICATIONS
System critical medical applications
Mission critical military and aerospace applications
ELECTRICAL SPECIFICATIONS
Note
Electrical characteristics at + 25 °C unless otherwise specified.
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
0.5 pF to 0.056 µF
Voltage Range:
10 Vdc to 600 Vdc
Temperature Coefficient of Capacitance (TCC):
0 ppm/°C ± 30 ppm/°C from - 55 °C to + 125 °C
Dissipation Factor:
0.1 % max. at 1.0 V
rms
and 1 MHz for values
1000 pF
0.1 % max. at 1.0 V
rms
and 1 kHz for values > 1000 pF
Aging Rate:
0 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Strength Test:
Performed per Method 103 of EIA-198-2-E
Applied test voltages:
600 Vdc - rated: 200 % of rated voltage
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 45045
Revision: 20-Nov-09
For technical questions, contact:
mlcc@vishay.com
www.vishay.com
1
How to fix the Vault Explorer error when starting AD17 or AD18
[i=s] This post was last edited by zzsxx on 2018-2-24 09:39 [/i] The file is in the attachment, there are no pictures in the whole text, and negative comments are not accepted. This error mainly solve...
zzsxx PCB Design
Improvement of reversing radar system
Reversing radar is now widely used, but there are often certain blind spots in the detection range. Due to the installation position of the radar probe, when the obstacle behind the car is too low, to...
sisi8881 Automotive Electronics
[Beijing] We need a hardware-based R&D engineer, focusing on information security!
Job responsibilities:1. Circuit schematic, PCB design, firmware program developmentQualifications:1. Bachelor degree or above, more than 1 year of work experience, graduated from electronics / communi...
lovelongmai Recruitment
STM32F107VC Golden Dragon Development Board Chapter 2 EXTI
[i=s]This post was last edited by Wangbao Electronics on 2015-4-10 10:41[/i] [b][size=6]Chapter 2 Golden Dragon 107[/font][font=宋体]——[/font][/font][/color][color=rgb(255, 0, 255)][font=宋体]EXTI[/font][...
旺宝电子 stm32/stm8
Magma Design Methodology Addresses 65nm Design Complexity
At the 65nm node, a single chip can contain hundreds of millions of gates. This high complexity makes the hierarchical design process extremely time-consuming and difficult to achieve yield requiremen...
FPGA小牛 FPGA/CPLD
Ask about USB host
After my development board is up, I insert a USB drive and it recognizes the harddisk. But if I insert it and boot, the system does not recognize the USB drive. How can I deal with this? How can I mak...
water0 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 299  2577  1560  733  420  7  52  32  15  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号