EEWORLDEEWORLDEEWORLD

Part Number

Search

B32676T8155+000

Description
CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 630 V, 20 uF, THROUGH HOLE MOUNT
CategoryPassive components   
File Size1MB,42 Pages
ManufacturerEPCOS (TDK)
Download Datasheet Parametric View All

B32676T8155+000 Overview

CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 630 V, 20 uF, THROUGH HOLE MOUNT

B32676T8155+000 Parametric

Parameter NameAttribute value
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
negative deviation10 %
positive deviation10 %
Rated DC voltage urdc630 V
Processing package descriptionRADIAL LEADED, ROHS COMPLIANT
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateACTIVE
terminal coatingTIN
Installation featuresTHROUGH HOLE MOUNT
Manufacturer SeriesB32676
capacitance20 uF
packaging shapeRECTANGULAR PACKAGE
Capacitor typeMETALLIZED FILM
Terminal shapeWIRE
dielectric materialsPOLYPROPYLENE
Film Capacitors
Metallized Polypropylene Film Capacitors (MKP)
Series/Type:
Date:
B32674 ... B32678
June 2018
© EPCOS AG 2018. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
EPCOS AG is a TDK Group Company.
What should I do if I can't do any of them? Please help me.
{:1_85:}...
xiaoliu721104 Analog electronics
【Design Tools】xilinx_JTAG
...
常见泽1 FPGA/CPLD
KEYENCE Fiber Optic Sensor Disassembly
[i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...
littleshrimp Sensor
ED0
I recently found a Terasic ED0 development board in the lab. It looks quite new. I have hardly used it, so I think I found a treasure in the lab :). However, there was no CD with the information, so I...
luooove FPGA/CPLD
[Picture] The most powerful supernatural photo in history
This photo, taken in 1916, shows the soul of a dying person leaving his body...
SuperStar515 Talking
FPGA Simplified Design Method Case 4 [12401003385]
[b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...
guyu_1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2441  2508  1796  2883  2631  50  51  37  59  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号