EEWORLDEEWORLDEEWORLD

Part Number

Search

XC17S50APDG8I

Description
Configuration Memory, 559200X1, Serial, CMOS, PDIP8, PLASTIC, DIP-8
Categorystorage    storage   
File Size185KB,8 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Environmental Compliance  
Download Datasheet Parametric View All

XC17S50APDG8I Overview

Configuration Memory, 559200X1, Serial, CMOS, PDIP8, PLASTIC, DIP-8

XC17S50APDG8I Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerXILINX
Parts packaging codeDIP
package instructionDIP,
Contacts8
Reach Compliance Codecompli
ECCN codeEAR99
JESD-30 codeR-PDIP-T8
JESD-609 codee3
length9.3599 mm
memory density559200 bi
Memory IC TypeCONFIGURATION MEMORY
memory width1
Humidity sensitivity level1
Number of functions1
Number of terminals8
word count559200 words
character code559200
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize559200X1
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)250
Certification statusNot Qualified
Maximum seat height4.5974 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.62 mm
0
R
Spartan-II/Spartan-IIE Family OTP
Configuration PROMs (XC17S00A)
0
5
DS078 (v1.10) June 25, 2007
Product Specification
Features
Configuration one-time programmable (OTP) read-only
memory designed to store configuration bitstreams for
Spartan™-II/Spartan-IIE FPGA devices
Simple interface to the Spartan device
Programmable reset polarity (active High or active Low)
Low-power CMOS floating gate process
3.3V PROM
Available in compact plastic 8-pin DIP, 8-pin VOIC,
20-pin SOIC, or 44-pin VQFP packages
Programming support by leading programmer
manufacturers
Design support using the Xilinx Alliance and
Foundation™ series software packages
Guaranteed 20-year life data retention
Pb-free (RoHS-compliant) packaging available
Introduction
The XC17S00A family of PROMs provide an easy-to-use,
cost-effective method for storing Spartan-II/Spartan-IIE
device configuration bitstreams.
When the Spartan device is in Master Serial mode, it
generates a configuration clock that drives the Spartan
PROM. A short access time after the rising clock edge, data
appears on the PROM DATA output pin that is connected to
the Spartan device D
IN
pin. The Spartan device generates
Spartan-II/IIE FPGA
XC2S15
XC2S30
XC2S50
XC2S100
XC2S150
XC2S200
XC2S50E
XC2S100E
XC2S150E
(1)
XC2S200E
XC2S300E
XC2S400E
XC2S600E
Notes:
1.
2.
Due to the higher configuration bit requirements of the XC2S150E device, an XC17S200A PROM is required to configure this FPGA.
See XC17V00 series configuration PROMs data sheet at:
http://direct.xilinx.com/bvdocs/publications/ds073.pdf
the appropriate number of clock pulses to complete the
configuration. Once configured, it disables the PROM.
When a Spartan device is in Slave Serial mode, the PROM
and the Spartan device must both be clocked by an
incoming signal.
For device programming, either the Xilinx Alliance or the
Spartan device design file into a standard HEX format which
is then transferred to most commercial PROM programmers.
Compatible Spartan-II/IIE PROM
XC17S15A
XC17S30A
XC17S50A
XC17S100A
XC17S150A
XC17S200A
XC17S50A
XC17S100A
XC17S200A
XC17S200A
XC17S300A
XC17V04
(2)
XC17V04
(2)
Configuration Bits
197,696
336,768
559,200
781,216
1,040,096
1,335,840
630,048
863,840
1,134,496
1,442,016
1,875,648
2,693,440
3,961,632
© 2000-2002, 2005, 2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
PowerPC is a trademark of IBM, Inc. All other trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS078 (v1.10) June 25, 2007
Product Specification
www.xilinx.com
1
EEWORLD University Hall----TI 2014 MCU Design Seminar: Opening
TI 2014 MCU Design Seminar: Opening : https://training.eeworld.com.cn/course/115...
dongcuipin Talking
The pain of Zhongguancun; how did Zhongguancun lose its status as a “technology center”?
The Pain of Zhongguancun How did Zhongguancun lose its status as a “technology center”?In 2004, the development of China's high-tech industry reached a turning point: China's high-tech industry was in...
cfi FPGA/CPLD
Add winsock2 support in PB
I created a new project in PB, added MFC, USB mouse and keyboard, SD card, FTP, etc., exported SDK, and wrote a program in EVC, but I can't use winsock2 library. There are no winsock2.h and ws2.lib fi...
koko Embedded System
Unable to parse xml file
When generating the device tree, I followed the command sopc2dts --input soc_system.sopcinfo\ --output socfpga.dts\ --board soc_system_board_info.xml\ --board hps_clock_info.xml. Finally, it prompted ...
wenchao1991 FPGA/CPLD
Why is the computer USB voltage seriously high?
:faint: My assembled computer has been used for more than 2 years. Recently, I accidentally discovered that when my fingertips touch the metal shell of the chassis, I feel a strong electric shock. Lat...
dajiao2000 Analog electronics
Congratulations
Congratulations!! The fruit of hard work...
goodboy Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1187  1813  2099  172  1404  24  37  43  4  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号