06031U39RFAT4A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 06031U39RFAT4A

06031U39RFAT4A: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000039uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size106KB，1 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

06031U39RFAT4A Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000039uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT

06031U39RFAT4A Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	AVX
package instruction	, 0603
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.000039 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Manufacturer's serial number	U
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, 13 INCH
positive tolerance	1%
Rated (DC) voltage (URdc)	100 V
size code	0603
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

U Series RF Capacitors (RoHS)

C0G (NP0) Ceramic Low ESR Capacitors

“U” Series capacitors are C0G (NP0) chip capacitors specially designed for “Ultra” low ESR

for applications in the communications market. Max ESR and effective capacitance are

met on each value producing lot to lot uniformity. Sizes available are EIA chip sizes 0603,

0805, and 1210.

Check for up-to-date CV Tables at

http://www.avx.com/docs/catalogs/useries.pdf

HOW TO ORDER

0805

Case Size

0402

0603

0805

1210

Voltage Code

25V

50V

100V

200V

Dielectric =

100

Capacitance

Tolerance

Code

B = ±0.1pF

C = ±0.25pF

D = ±0.5pF

F = ±1%

G = ±2%

J = ±5%

K = ±10%

M = ±20%

Failure Rate

Code

A = Not

Applicable

Termination

T = Plated Ni

and Sn

Packaging

Code

2 = 7" Reel

4 = 13" Reel

9 = Bulk

Special Code

A = Standard

Ultra Low ESR

EIA Capacitance

Code in pF.

First two digits =

significant figures

or “R” for

decimal place.

Third digit =

number of zeros

or after “R”

significant figures.

RF/Microwave

Surface Mount

Size

Available

Cap (pF) Tolerance 0402 0603 0805 1210

0.2

0.3

0.4

0.5

0.6

0.7

0.8

0.9

B,C

B,C,D

50V

N/A

N/A N/A

Size

Available

Cap (pF) Tolerance 0402 0603 0805 1210

1.0

1.1

1.2

1.3

1.4

1.5

1.6

1.7

1.8

1.9

2.0

2.1

2.2

2.4

2.7

3.0

3.3

3.6

3.9

4.3

4.7

5.1

5.6

6.2

6.8

B,C,D

50V 200V 200V 200V

Size

Available

Cap (pF) Tolerance 0402 0603 0805 1210

7.5

8.2

9.1

B,C,J,K,M 50V 200V 200V 200V

B,C,J,K,M

F,G,J,K,M

Size

Available

Cap (pF) Tolerance 0402 0603 0805 1210

100

110

120

130

140

150

160

180

200

220

270

300

330

360

390

430

470

510

560

620

680

750

820

910

1000

F,G,J,K,M N/A 100V 200V 200V

50V

N/A 200V

100V

N/A

200V

100V

50V

N/A

200V

100V

B,C,D

B,C,J,K,M

F,G,J,K,M

Recommended Resources

Pulse boost circuitb

Internal circuit schematic diagram of F001

Water level control circuit using automobile spark plugs

thermostat controller circuit

High pressure sodium lamp electronic ballast circuit diagram using IR2155

Lead acid battery charger

Some compilation questions: [b]I am not familiar with assembly language, so I would like to ask the experts for advice. [/b] [b]#define archResetLimitBit() asm(bfclr #0x40,SR) // (Does this macro define a function and initialize...; 李小川希比 51mcu

Ask about the bit error meter problem ~: Has anyone made a bit error tester? I am making a bit error tester recently and I am stuck on a problem. The problem is that I need to generate bit errors and then detect them. The code types are NRZ,...; tsnana Embedded System

TI China University Program Overview: In 1996, with the rapid development of digital signal processing technology, TI launched a university program in China to help Chinese universities combine digital signal processing theory with practi...; 德州仪器_视频 TI Technology Forum

[Serial] [ALIENTEK MiniSTM32 Development Board] STM32 Incomplete Manual - Internal Temperature Sensor Experiment (14): Development board purchase address: http://shop62103354.taobao.com[[i] This post was last edited by Zhengdian Yuanzi on 2010-9-7 09:45[/i]]...; 正点原子 stm32/stm8

Some problems encountered in VGA experiment ---- help from newbies: [i=s] This post was last edited by seu_zc on 2016-10-14 21:13[/i] [color=#000000] [/color][color=#ff0000] [/color][b][color=#ff0000] [/color][color=#0000ff]VGA timing diagram:[/color][/b] [align=cente...; seu_zc FPGA/CPLD

Year-end summary-a different 2016: I don't like to summarize these things online, it's a personal habit. In 2016, after buying a house and decorating it, I suddenly returned to the pre-liberation era. I woke up inexplicably at night. F...; 54chenjq Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components