EEWORLDEEWORLDEEWORLD

Part Number

Search

08055A560GAT7A

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.000056uF, Surface Mount, 0805, CHIP
CategoryPassive components    capacitor   
File Size83KB,4 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

08055A560GAT7A Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.000056uF, Surface Mount, 0805, CHIP

08055A560GAT7A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVX
package instruction, 0805
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.000056 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.94 mm
JESD-609 codee3
length2.01 mm
Manufacturer's serial number0805
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK CASSETTE
positive tolerance2%
Rated (DC) voltage (URdc)50 V
seriesSIZE(C0G)
size code0805
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
width1.25 mm
C0G (NP0) Dielectric
General Specifications
C0G (NP0) is the most popular formulation of the
“temperature-compensating,” EIA Class I ceramic
materials. Modern C0G (NP0) formulations contain
neodymium, samarium and other rare earth oxides.
C0G (NP0) ceramics offer one of the most stable capacitor
dielectrics available. Capacitance change with temperature
is 0 ±30ppm/°C which is less than ±0.3% C from -55°C
to +125°C. Capacitance drift or hysteresis for C0G (NP0)
ceramics is negligible at less than ±0.05% versus up to
±2% for films. Typical capacitance change with life is less
than ±0.1% for C0G (NP0), one-fifth that shown by most
other dielectrics. C0G (NP0) formulations show no aging
characteristics.
PART NUMBER (see page 2 for complete part number explanation)
0805
Size
(L" x W")
5
Voltage
6.3V = 6
10V = Z
16V = Y
25V = 3
50V = 5
100V = 1
200V = 2
500V = 7
A
Dielectric
C0G (NP0) = A
101
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
J
Capacitance
Tolerance
±.10 pF (<10pF)
±.25 pF (<10pF)
±.50 pF (<10pF)
±1% (≥ 10 pF)
±2% (≥ 10 pF)
±5%
±10%
A
Failure
Rate
A = Not
Applicable
T
2
A
Special
Code
A = Std.
Product
B
C
D
F
G
J
K
=
=
=
=
=
=
=
Terminations
Packaging
2 = 7" Reel
T = Plated Ni
4 = 13" Reel
and Sn
7 = Bulk Cass.
7 = Gold Plated
9 = Bulk
Contact
Contact
Factory For
Factory
1 = Pd/Ag Term
For
Multiples
NOTE: Contact factory for availability of Termination and Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
Insulation Resistance (Ohm-Farads)
Temperature Coefficient
Typical Capacitance Change
Envelope: 0
±
30 ppm/°C
Capacitance vs. Frequency
+2
Insulation Resistance vs Temperature
10,000
Capacitance
Capacitance
+1
0
-1
-2
1,000
+0.5
0
-0.5
100
%
%
-55 -35 -15 +5 +25 +45 +65 +85 +105 +125
1KHz
10 KHz
100 KHz
1 MHz
10 MHz
0
0
20
40
60
80
100
Temperature
°C
Variation of Impedance with Cap Value
Impedance vs. Frequency
0805 - C0G (NP0)
10 pF vs. 100 pF vs. 1000 pF
100,000
Frequency
Variation of Impedance with Chip Size
Impedance vs. Frequency
1000 pF - C0G (NP0)
10
1206
0805
1812
1210
1.0
10.00
Temperature
°C
Variation of Impedance with Ceramic Formulation
Impedance vs. Frequency
1000 pF - C0G (NP0) vs X7R
0805
X7R
NPO
10,000
100
10.0
10 pF
Impedance,
1000
Impedance,
1,000
Impedance,
1.00
0.10
1.0
0.1
1
10
100
100 pF
1000 pF
1000
0.1
10
100
Frequency, MHz
0.01
10
100
1000
Frequency, MHz
Frequency, MHz
4
Improving image quality in portable ultrasound systems using efficient semiconductors
[i=s]This post was last edited by dontium on 2015-1-23 13:21[/i]Keywords: medical ultrasound equipment, portable ultrasound equipment, ultrasound system block diagram, beamforming, analog front end, A...
德州仪器 Analogue and Mixed Signal
[FPGA Open Source Tutorial Series] Chapter 16 PLL Phase-Locked Loop Introduction and Simple Application
[align=center][color=#000][size=15px][b][size=6]PLL Phase-Locked Loop Introduction and Simple Application[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://...
芯航线跑堂 FPGA/CPLD
P&E programming error
Hi guys, I am a newbie, I use P&E programmer to burn program to MC9S08AC60, but after connecting, the command window shows "Startup command file does not exit" message, but it shows "target ready", I ...
wjlatelid NXP MCU
Original package size drawing
Original package size drawing.pdf...
tecfighter PCB Design
Determination of the XY axis ratio of LED white light phosphor
[hide]The Y axis is determined by the phosphor you choose. After determining the wavelength of the chip, choose the phosphor you think is suitable (don't know how to choose? Try it and you will know, ...
探路者 LED Zone
Does it matter if the FPGA pins belong to different IO banks?
I recently bought a privileged FPGA development board, the FPGA model is EP4CE6E22C8, and used the development board to generate PWM waves. During the learning process, I found a problem. If the IO po...
骑文 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1335  2800  891  2066  2215  27  57  18  42  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号