EEWORLDEEWORLDEEWORLD

Part Number

Search

12107A470JA77A

Description
Ceramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000047uF, Surface Mount, 1210, CHIP
CategoryPassive components    capacitor   
File Size1MB,75 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

12107A470JA77A Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000047uF, Surface Mount, 1210, CHIP

12107A470JA77A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVX
package instruction, 1210
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.000047 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Manufacturer's serial number1210
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingBULK CASSETTE
positive tolerance5%
Rated (DC) voltage (URdc)500 V
size code1210
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceGold (Au)
Terminal shapeWRAPAROUND
A KYOCERA GROUP COMPANY
AVX
Surface Mount
Ceramic Capacitor Products
The impact of operational amplifier input offset voltage on input signal
I recently made a uV DC weak signal amplifier circuit. The input signal is smaller than the offset voltage of the op amp. The amplification factor is 100, but the result from the op amp is not what I ...
lclhitwh Analog electronics
High-speed (I) FFT hardware design in FDM modulation and demodulation
[i=s] This post was last edited by paulhyde on 2014-9-15 08:56 [/i] High-speed (I) FFT hardware design for FDM modulation and demodulation...
xiangzi001 Electronics Design Contest
How can I directly dive into the assembly code in EVC? Thank you
How can I directly dive into assembly code in EVC? Help!!!...
fionachow Embedded System
Mini FM Wireless Microphone
...
yuandayuan6999 PCB Design
Cadence design pads, through-hole pads startlayer and endlayer must be designed with thermal pads and antipads
As the title says, my personal understanding is that the startlayer of through-hole pads is the top layer, and the endlayer is the bottom layer. Thermal pads and antipads are used in the case of negat...
wudayongnb PCB Design
Improving LCD backlight dimming granularity(2)
The result is a total of 93 dimming steps, using the same quasi-exponential curve to increase (or decrease) the ILED current from zero to the maximum ILED current set in the chip. Assuming a maximum I...
songbo Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 645  606  2378  1149  558  13  48  24  12  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号