EEWORLDEEWORLDEEWORLD

Part Number

Search

6NQ681KECQA

Description
CAP,CERAMIC,680PF,500VDC,10% -TOL,10% +TOL,X5F TC CODE,-7.5,7.5% TC
CategoryPassive components    capacitor   
File Size159KB,8 Pages
ManufacturerAVX
Environmental Compliance
Download Datasheet Parametric View All

6NQ681KECQA Overview

CAP,CERAMIC,680PF,500VDC,10% -TOL,10% +TOL,X5F TC CODE,-7.5,7.5% TC

6NQ681KECQA Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAVX
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.00068 µF
Capacitor typeCERAMIC CAPACITOR
Custom functionsOther Package Qty Available
diameter6 mm
dielectric materialsCERAMIC
JESD-609 codee3
length3 mm
Manufacturer's serial number6N(500V,DIAMETERC)
negative tolerance10%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingCardboard
positive tolerance10%
Rated (DC) voltage (URdc)500 V
series6N(500V,DIAMETER C)
Temperature characteristic codeX5F
Temperature Coefficient-/+7.5% ppm/°C
Terminal surfaceMatte Tin (Sn)
Terminal pitch6 mm
Disc Ceramic Capacitors
Professional Ceramic Capacitors - Class I, II and III
MIL-STD-202F
The professional ceramic disc capacitors were specially
developed for applications in severe environmental condi-
tions, high humidity, temperature, gas, vapor and solvents.
The capacitors are flame retardant epoxy coated, meeting
UL 94-V0 flammability specifications. The capacitors are
100% screened on following electrical parameters:
Capacitance, loss factor, test voltage. After the 100% test,
the capacitors are audited on its electrical and mechanical
parameters with following AQL:
Electrical parameters: 0.065% level II
Mechanical parameters: 0.65% level II
The capacitors withstand the following reliability essays:
Terminal strength: method 211 – condition A
Resistance to solvents: method 215
Resistance to soldering heat: method 210 – condition B
Solderability: method 208
Thermal shock: method 107 – condition A
Humidity (steady state): method 103 – condition D
Life (at elevated ambient temperature): method 108 –
condition D
Operating temperature and storage: -55... +125º C
0.6 ± 0.1
(0.024) (0.004)
Ø mm =
0.8 ± 0.1
(0.031) (0.004)
Ø mm =
Preferred lead spacing F = 5 (0.197)
millimeters (inches)
Lead Spacing
F
2.5 (0.100)
5 (0.200)
6 (0.250)
7.5 (0.300)
10 (0.400)
D
A
E
B
C
O
X
R
W
Digit 8
DIMENSIONS
Digit 9
(ø)
A
NP0
1pF... 2.7 pF
millimeters (inches)
T max.
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.0 (0.118)
3.5 (0.138)
3.5 (0.138)
4.0 (0.157)
D±2
(0.079)
4.0 (0.157)
4.0 (0.157)
4.0 (0.157)
5.0 (0.197)
6.0 (0.236)
7.0 (0.276)
8.0 (0.315)
9.0 (0.354)
10.0 (0.394)
11.0 (0.433)
13.0 (0.512)
15.0 (0.591)
19.0 (0.748)
Available
Lead Spacing
A,B,D,E,O,R
A,B,D,E,O,R
A,B,D,E,O,R
A,B,D,E,O,R,X
A,B,C,D,E,O,R,X
A,B,C,D,E,O,R,X
A,B,C,D,E,O,R,X
A,B,C,E,O,R,X
A,B,C,E,O,R,X
A,B,C,E,O,R,W
B,C,R,W
B,C,R,W
B,C
A
5.6pF... N1500
8.2 pF
A
Others
B
C
D
E
F
G
H
J
K
M
(E), (X), (W): upon request
23
Why can a processor only have one layer of devices, but NAND can be stacked in multiple layers?
I saw a question on Zhihu, and I'm sharing it with you [url=https://www.zhihu.com/question/37003469]Original address[/url] [color=#222222][font="][size=13px]Does the device layer of the processor only...
白丁 FPGA/CPLD
[Allwinner V853 heterogeneous multi-core AI intelligent vision development board review] Simple unboxing
First of all, I would like to thank the manufacturer and eeworld for their activities. The official homepage for the development board and chip information is very detailed https://v853.docs.aw-ol.com...
dql2016 Domestic Chip Exchange
C6000 Program Optimization Process and Method
C6000 Software Development ProcessFigure 1 is a software development flow chart for C6000. The shaded part in the figure is the normal process of developing C code, and the other parts are used to ass...
fish001 Microcontroller MCU
My tutor asked me to make a small embedded firewall. Does anyone have any good suggestions?
Oh my god, my instructor asked me to make a small embedded firewall. It must be able to run UCOS system. I would like to ask you, can I use simulation or some other method to make it faster? I am so a...
zyw_124 Embedded System
How to test this data?
How to test the indicators in vxworks, such as task switching time, preemption time, interruption delay time, semaphore shuffle time, deadlock release time, data packet throughput rate, etc. It would ...
xyouhai Embedded System
51 MCU Timer (Beginner)
I have just started to learn about single-chip microcomputers and I am still learning... I want to record my experience and insights in learning so that beginners like me can communicate and learn. I ...
扫把鑫 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1086  1906  1549  482  524  22  39  32  10  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号