EEWORLDEEWORLDEEWORLD

Part Number

Search

LD132A102KAX2A

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.001uF, Surface Mount, 1825, CHIP
CategoryPassive components    capacitor   
File Size1MB,14 Pages
ManufacturerAVX
Download Datasheet Parametric View All

LD132A102KAX2A Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.001uF, Surface Mount, 1825, CHIP

LD132A102KAX2A Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 1825
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee0
Manufacturer's serial numberLD13
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED, 7 INCH
positive tolerance10%
Rated (DC) voltage (URdc)200 V
size code1825
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWRAPAROUND
MLCC Tin/Lead Termination "B" (LD Series)
C0G (NP0) – General Specifications
AVX Corporation will support those customers for commercial and military Multilayer Ceramic Capacitors
with a termination consisting of 5% minimum lead. This termination is indicated by the use of a “B” in the
12th position of the AVX Catalog Part Number. This fulfills AVX’s commitment to providing a full range
of products to our customers. AVX has provided in the following pages a full range of values that we
are currently offering in this special “B” termination. Please contact the factory if you require additional
information on our MLCC Tin/Lead Termination “B” products.
PART NUMBER (SEE PAGE 4 FOR COMPLETE PART NUMBER EXPLANATION)
LD05
Size
LD02 - 0402
LD03 - 0603
LD04 - 0504*
LD05 - 0805
LD06 - 1206
LD10 - 1210
LD12 - 1812
LD13 - 1825
LD14 - 2225
LD20 - 2220
5
Voltage
6.3V = 6
10V = Z
16V = Y
25V = 3
35V = D
50V = 5
100V = 1
200V = 2
500V = 7
A
Dielectric
C0G (NP0) = A
X7R = C
X5R = D
X8R = F
101
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
J
Capacitance
Tolerance
B = ±.10 pF (<10pF)
C = ±.25 pF (<10pF)
D = ±.50 pF (<10pF)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
A
B
2
A
Failure
Terminations
Packaging
Special
Rate
B = 5% min lead
2 = 7" Reel
Code
A = Not
X = FLEXITERM
®
4 = 13" Reel
A = Std.
with 5% min
Applicable
Product
Contact Factory
lead**
4 = Automotive
**X7R only
For
Multiples*
*LD04 has the same CV ranges as LD03.
NOTE:
Contact factory for availability of Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
See FLEXITERM
®
section for CV options
Insulation Resistance (Ohm-Farads)
10,000
Insulation Resistance vs Temperature
1,000
100
0
0
20
40
60
80
100
Temperature
°C
The Important Information/Disclaimer is incorporated in the catalog where these specifications came from or
available online at www.avx.com/disclaimer/ by reference and should be reviewed in full before placing any order.
042320
39
How to draw this circuit in dxp
[align=center]This is my first time to use dxp, and I am not very familiar with pcb design. How can I find the rectangular components in this circuit, and how can I find the power supplies on both sid...
卿染流年 PCB Design
ADS807, has anyone used it?
Is ADS807 specially designed to measure AC? If it is changed to measure DC, can it still measure AC? Add my QQ 57882035...
xjtuwugang Embedded System
28035's pwm synchronization input signal epwmsynci
[color=#000]Can the epwmsynci signal of 28035 trigger an interrupt when there is a signal input? [/color] eeworldpostqq...
xingwei Microcontroller MCU
Design of dot matrix LED display control circuit
I need code and guidance. Design requirements for dot matrix LED display control circuit: (1) Design a 32*32 dot LED dot matrix display control circuit (2) Use hardware font library (GT23L32S4W) to di...
花果茶 FPGA/CPLD
【CH579M-R1】2. SYSTICK + GPIO + INT
[i=s]This post was last edited by yanxinboy on 2020-9-12 21:41[/i]According to the test plan at the time of application, I am currently familiar with Qinheng's documents and the libraries provided, es...
yanxinboy Domestic Chip Exchange
Multi-channel design
The whole project uses layered drawing. After compiling, an error occurs, saying that there is a duplicate name. After importing the PCB, it is found that D[0..7], a total of 8 lines, cannot be connec...
wanghengquan003 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 690  1536  731  2498  54  14  31  15  51  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号