SK597C684ZBR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> SK597C684ZBR

SK597C684ZBR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 500V, 80% +Tol, 20% -Tol, X7R, 15% TC, 0.68uF, Through Hole Mount, 6720, RADIAL LEADED, ROHS COMPLIANT; CategoryPassive components capacitor; File Size112KB，2 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

SK597C684ZBR Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 80% +Tol, 20% -Tol, X7R, 15% TC, 0.68uF, Through Hole Mount, 6720, RADIAL LEADED, ROHS COMPLIANT

SK597C684ZBR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	AVX
package instruction	, 6720
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.68 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	13.7 mm
JESD-609 code	e3
length	17 mm
Manufacturer's serial number	SK
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	Radial
method of packing	BULK
positive tolerance	80%
Rated (DC) voltage (URdc)	500 V
series	SK
size code	6720
surface mount	NO
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal pitch	14.6 mm
Terminal shape	WIRE
width	5.08 mm

Preview

Download Datasheet

View All

SMPS Capacitors (SK Style)

Commercial Radial Range

PRODUCT OFFERING – C0G, X7R AND Z5U

AVX SK styles are conformally coated MLC capacitors for input or output

filtering in switch mode power supplies. They are specially processed to

handle high currents and are low enough in cost for commercial SMPS

application.

ELECTRICAL SPECIFICATIONS

Temperature Coefficient

C0G: A Temperature Coefficient - 0 ±30 ppm/°C, -55° to +125°C

X7R: C Temperature Coefficient - ±15%, -55° to +125°C

Z5U: E Temperature Coefficient - +22, -56%, +10° to +85°C

Capacitance Test

(MIL-STD-202 Method 305)

C0G: 25°C, 1.0±0.2 Vrms (open circuit voltage) at 1KHz

X7R: 25°C, 1.0±0.2 Vrms (open circuit voltage) at 1KHz

Z5U: 25°C, 0.5 Vrms max (open circuit voltage) at 1KHz

Dissipation Factor 25°C

C0G: 0.15% Max @ 25°C, 1.0±0.2 Vrms (open circuit voltage) at 1KHz

X7R: 2.5% Max @ 25°C, 1.0±0.2 Vrms (open circuit voltage) at 1KHz

Z5U: 3.0% Max @ 25°C, 0.5 Vrms max (open circuit voltage) at 1KHz

Insulation Resistance 25°C

(MIL-STD-202 Method 302)

C0G and X7R: 100K MΩ or 1000 MΩ-µF, whichever is less.

Z5U: 10K MΩ or 1000 MΩ-µF, whichever is less.

Insulation Resistance 125°C

(MIL-STD-202 Method 302)

C0G and X7R: 10K MΩ or 100 MΩ-µF, whichever is less.

Z5U: 1K MΩ or 100 MΩ-µF, whichever is less.

Dielectric Withstanding Voltage 25°C

(Flash Test)

C0G and X7R: 250% rated voltage for 5 seconds with 50 mA max

charging current. (500 Volt units @ 750 VDC)

Z5U: 200% rated voltage for 5 seconds with 50 mA max charging current.

Life Test

(1000 hrs)

C0G and X7R: 200% rated voltage at +125°C. (500 Volt units @ 600 VDC)

Z5U: 150% rated voltage at +85°C

Moisture Resistance

(MIL-STD-202 Method 106)

C0G, X7R, Z5U: Ten cycles with no voltage applied.

Thermal Shock

(MIL-STD-202 Method 107, Condition A)

Immersion Cycling

(MIL-STD-202 Method 104, Condition B)

Resistance To Solder Heat

(MIL-STD-202, Method 210,

Condition B, for 20 seconds)

HOW TO ORDER

Style

Size

See chart

below

Voltage

25V = 3

50V = 5

100V = 1

200V = 2

500V = 7

Temperature

Coefficient

Z5U = E

X7R = C

C0G = A

125

Capacitance

Code

(2 significant

digits + no.

of zeros)

22 nF = 223

220 nF = 224

1 µF = 105

100 µF = 107

Test

Capacitance

Leads

Packaging

Level

Tolerance

A = Tin/Lead

(See Note 1)

C0G: J = ±5%

A = Standard R = RoHS

K = ±10%

Compliant

B = Hi-Rel

M = ±20%

Note 1:

No suffix signifies bulk packaging,

X7R: K = ±10%

which is AVX standard packaging.

M = ±20%

SK01, SK

3, SK

4, SK

5, SK

6, SK

Z = +80, -20%

& SK

0 are available taped and reel

Z5U: Z = +80, -20%

per EIA-468. Use suffix “TR1” if tape &

reel is required.

P = GMV (+100, -0%)

Note: Capacitors with X7R and Z5U dielectrics are not intended for applications

across AC supply mains or AC line filtering with polarity reversal. Contact plant

for recommendations.

Hi-Rel

screening for C0G and X7R only. Screening consists of 100% Group A

(B Level), Subgroup 1 per MIL-PRF-49470.

TAPE & REEL QUANTITY

Part

SK01

SK03/SK53

SK04/SK54

SK05/SK55

SK06/SK56

SK07

SK08

SK09/SK59

SK10/SK60

Pieces

2000

1000

500

N/A

500

400

Part

SK01

RoHS

Available

Yes

SK03/SK53

SK04/SK54

SK05/SK55

SK06/SK56

SK07

SK08

SK09/SK59

SK10/SK60

Recommended Resources

Connection between PLC and frequency converter a

vacuum cleaner circuit

Simple speed control circuit for induction motor

Sanyo MGP22 pocket player circuit

Visitors call the door light

555 gradual sound sleep waker circuit

MSP430 Common Errors and Solutions: [size=16px][b]1. Set the number of characters for the Tab key indentation of IAR software[/b][/size] [size=16px] Method: Tools-Options-Editor-Tab Size, change the number at the end as usual.[/size] [s...; qinkaiabc Microcontroller MCU

Zigbee address allocation: Is the address of Zigbee automatically assigned or self-assigned? Can the other two terminal devices transmit information through the router?...; hytz845 RF/Wirelessly

I also sell a few books. Check to see if there are any books you need that have already been published.: [i=s]This post was last edited by wlzeagle on 2014-11-3 17:04[/i] As shown below:100 does not include postage, does anyone want it?...; wlzeagle Buy&Sell

2020 National College Student Electronics Contest Test Questions: ...; gmchen Electronics Design Contest

Glowing bicycle tires: In order to make cycling safer at night, designer James Tristram added some LED lights to the tires. They can light up directly by the rotation of the wheels, emitting a red or blue halo, and can be c...; xyh_521 Creative Market

When designing a CPLD using a schematic, will the use of two NOT gates be optimized away?: I have just learned CPLD/FPGA. During the schematic design process, I want to implement a delay function and use two NOT gates. Now the question is, will the use of two NOT gates be optimized out duri...; U201015703 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components