EEWORLDEEWORLDEEWORLD

Part Number

Search

SQCSVA120KATWE

Description
Ceramic Capacitor, Multilayer, Ceramic, 250V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.000012uF, Surface Mount, 0603, CHIP
CategoryPassive components    capacitor   
File Size1MB,6 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

SQCSVA120KATWE Overview

Ceramic Capacitor, Multilayer, Ceramic, 250V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.000012uF, Surface Mount, 0603, CHIP

SQCSVA120KATWE Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVX
package instruction, 0603
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.000012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial numberSQ
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingWAFFLE PACK
positive tolerance10%
Rated (DC) voltage (URdc)250 V
size code0603
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
Microwave MLC’s
SQCS (0603) SQCF (0805) Ultra Low ESR MLC
FEATURES:
Low ESR
High Q
High Self Resonance
Capacitance Range 0.1 pF to 240 pF
EIA Size
APPLICATIONS:
RF Power Amplifiers
Low Noise Amplifiers
Filter Networks
Point to Point Radios
HOW TO ORDER
SQ
CS
V
A
100
J
A
T
1A
Case Size
CS = 0603
CF = 0805
Capacitance
Voltage
Code
V = 250V
EIA Capacitance Code in pF.
First two digits = significant
figures or “R” for decimal
place.
Third digit = number of zeros
or after “R” significant figures.
Failure Rate
Code
A = Not
Applicable
Packaging Code
1A = 7" Reel Unmarked
ME = 7" Reel Marked
* Vertical T&R available
* 500 piece reels available
AVX Style
Temperature
Coefficient Code
A = 0±30ppm/°C
Capacitance
Tolerance Code
A = ±.05 pF
B = ±.1 pF
C = ±.25 pF
D = ±.5 pF
F = ±1%
G = ±2%
J = ±5%
Termination
Style Code
**7
= Ag/Ni/Au
J = Nickel Barrier
Sn/Pb (60/40)
**T
= 100% Tin
(Standard)
**RoHS compliant
W
T
L
MECHANICAL DIMENSIONS:
Case
SQCS
inches (millimeters)
Width (W)
.032±.006
(.813±.152)
.049±.008
(1.24±.200)
A 1J
10
Length (L)
.063±.006
(1.60±.152)
.079±.008
(2.01±.200)
Thickness (T)
.030 Max.
(.762)
.045 Max.
(1.14)
Band Width (bw)
.014±.006
(.357±.152)
.014±.006
(.357±.152)
bw
SQCF
TAPE & REEL:
All tape and reel specifications are in compliance with EIA RS481 (equivalent to IEC 286 part 3).
—8mm carrier
—7" reel = 4000 pcs (500 piece options)
Not RoHS Compliant
LEAD-FREE COMPATIBLE
COMPONENT
For RoHS compliant products,
please select correct termination style.
8
12132017
199
cc2430 development related
The New Year is coming, so I'd like to share some of the information I learned about cc2430. It's not much, but it's very useful.I hope that students who are studying RF can share more information so ...
fbihjp TI Technology Forum
A large domestic communications company is looking for the following developers
The company is a large domestic communications company, with its main businesses being TDS-CDMA, LTE and other products. We are now recruiting the following developers: It would be best if you have ex...
hr_xyt FPGA/CPLD
Comparison of various PCB design software
1. Protel is undoubtedly the earliest EDA software that people come into contact with. There are courses on Protel software in most universities, but we have to admit that Protel is indeed one of the ...
eclipse0 PCB Design
FPGA Arria V DDR3 controller based on QSYS
A QSYS-based DDR3 controller was built on the ArriaV development board, which contains NIOSII, DDR3 controller. After downloading the generated sof file to the board, I opened the Eclipse interface an...
陈光809 FPGA/CPLD
Rapid migration between IAR and Keil
Let me share the company information of Guangzhou Zhou Ligong, haha!...
fengye5340 Microcontroller MCU
sockit custom kernel USB disk cannot be recognized
Please ask a question. I use a sockit development board. I follow the tutorial and use the socfpga_3.9_rel kernel to generate a zimage file. After downloading it to the board, plugging in the USB hub ...
AD_DA FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1758  277  2502  1783  1538  36  6  51  31  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号