EEWORLDEEWORLDEEWORLD

Part Number

Search

SV06JC271KAATR1

Description
Ceramic Capacitor, Multilayer, Ceramic, 4000V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.00027uF, Through Hole Mount, 5520, RADIAL LEADED
CategoryPassive components    capacitor   
File Size2MB,95 Pages
ManufacturerAVX
Download Datasheet Parametric View All

SV06JC271KAATR1 Overview

Ceramic Capacitor, Multilayer, Ceramic, 4000V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.00027uF, Through Hole Mount, 5520, RADIAL LEADED

SV06JC271KAATR1 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 5520
Reach Compliance Code_compli
ECCN codeEAR99
capacitance0.00027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high7.11 mm
JESD-609 codee0
length14 mm
Manufacturer's serial numberSV
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formRadial
method of packingTR
positive tolerance10%
Rated (DC) voltage (URdc)4000 V
seriesSV
size code5520
surface mountNO
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal pitch10.16 mm
Terminal shapeWIRE
width5.08 mm
A KYOCERA GROUP COMPANY
AVX
SMPS Caps/High Voltage Caps
Tip & Ring/Cap Arrays/Discoidals
Advanced Applications

Recommended Resources

I want to make a three-axis inclinometer, but I don't know how to start. Please help me
As shown in the picture, I only want to measure 2 angles. There seems to be no ready-made solution on the market for reference. Please help!...
lancet Creative Market
About GDDFU Mode Application
May I ask which series of GD chips have built-in DFU mode, and which need to write additional boot to implement DFU mode? The same applies to STM32? Thank you all!...
ena GD32 MCU
【LPC54100】Dual-core collaborative work NO.1 lighting
Earlier, I briefly learned about the basic configuration of the dual-core and the communication between the dual-cores, and prepared to start some content of dual-core collaborative work. I briefly im...
ljj3166 NXP MCU
Strive to realize your dreams
You don't need to be angry or envious. You just need to create your own future through your own efforts. Our entrepreneurial team has world-leading products and is currently only lacking an FPGA devel...
ywf_2002 FPGA/CPLD
[Sample] + Ultra-low power split-rail coprocessor (MSP430F5229) for consumer product design
[i=s]This post was last edited by fyaocn on 2015-3-30 09:42[/i] 1. The second order includes multiple chips, this one is a 430 chip. Generally speaking, the 430 series focuses on low power consumption...
fyaocn TI Technology Forum
What methods do you usually use for high-speed communication between FPGA and ARM?
What methods do you usually use for high-speed communication between FPGA and ARM? eeworldpostqq...
量子阱 FPGA/CPLD

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1196  111  1562  1608  418  25  3  32  33  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号