EEWORLDEEWORLDEEWORLD

Part Number

Search

54FCT823ADB

Description
CDIP-24, Tube
Categorylogic    logic   
File Size579KB,7 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

54FCT823ADB Overview

CDIP-24, Tube

54FCT823ADB Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeCDIP
package instructionCERAMIC, DIP-24
Contacts24
Manufacturer packaging codeSD24
Reach Compliance Code_compli
seriesFCT
JESD-30 codeR-CDIP-T24
JESD-609 codee0
length32 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
Maximum Frequency@Nom-Su71400000 Hz
MaximumI(ol)0.032 A
Humidity sensitivity level1
Number of digits9
Number of functions1
Number of ports2
Number of terminals24
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)240
power supply5 V
Prop。Delay @ Nom-Su11.5 ns
propagation delay (tpd)20 ns
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width7.62 mm
IDT54/74FCT823A/B/C
HIGH-PERFORMANCECMOSBUFFER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
HIGH PERFORMANCE
CMOS BUS INTERFACE
REGISTER
FEATURES:
• Equivalent to AMD's Am29823 bipolar registers in pinout/
function, speed, and output drive over full temperature and
voltage supply extremes
• IDT54/74FCT823A equivalent to FAST™ speed
• IDT54FCT823B 25% faster than FAST
• IDT74FCT823C 40% faster than FAST
• Buffered common Clock Enable (EN) and Asynchronous Clear
Input (CLR)
• I
OL
= 48mA (commercial) and 32mA (military)
• Clamp diodes on all inputs for ringing suppression
• CMOS power levels (1mW typ. static)
• TTL input and output compatibility
• CMOS output level compatible
• Substantially lower input current levels than AMD's bilopar
Am29800 series (5μA max.)
μ
• MIlitary product compliant to MIL-STD-883, Class B
• Available in the following packages:
– Commercial: SOIC
– Military: CERDIP, LCC
IDT54/74FCT823A/B/C
DESCRIPTION:
The FCT823 series is built using an advanced dual metal CMOS
technology. The FCT823 bus interface registers are designed to eliminate
the extra packages required to buffer existing registers and provide extra
data width for wider address/data paths or buses carrying parity. The
FCT823 is a 9-bit wide buffered register with Clock Enable (EN) and Clear
(CLR) – ideal for parity bus interfacing in high-performance microprogram-
med systems.
The FCT823 high-performance interface family is designed for high-
capacitance load drive capability, while providing low-capacitance bus
loading at both inputs and outputs. All inputs have clamp diodes and all
outputs are designed for low-capacitance bus loading in high-impedance
state.
FUNCTIONAL BLOCK DIAGRAM
D
0
14
D
N
EN
CLR
11
D
CL
Q
Q
D
CL
Q
Q
CP
CP
CP
13
OE
1
Y
0
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
Y
N
MILITARY AND COMMERCIAL TEMPERATURE RANGES
1
February 19, 2009
DSC-5426/4
© 2002 Integrated Device Technology, Inc.

54FCT823ADB Related Products

54FCT823ADB 74FCT823ASO 54FCT823ALB 54FCT823CLB 74FCT823BSO
Description CDIP-24, Tube SOIC-24, Tube LCC-28, Tube LCC-28, Tube SOIC-24, Tube
Brand Name Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible
Parts packaging code CDIP SOIC LCC LCC SOIC
package instruction CERAMIC, DIP-24 SOP, SOP24,.4 QCCN, LCC28,.45SQ QCCN, LCC28,.45SQ SOP, SOP24,.4
Contacts 24 24 28 28 24
Manufacturer packaging code SD24 PS24 LC28 LC28 PS24
Reach Compliance Code _compli not_compliant _compli not_compliant not_compliant
series FCT FCT FCT FCT FCT
JESD-30 code R-CDIP-T24 R-PDSO-G24 S-XQCC-N28 S-XQCC-N28 R-PDSO-G24
JESD-609 code e0 e0 e0 e0 e0
length 32 mm 15.4 mm 11.4554 mm 11.4554 mm 15.4 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
MaximumI(ol) 0.032 A 0.048 A 0.032 A 0.032 A 0.048 A
Humidity sensitivity level 1 1 1 1 1
Number of digits 9 9 9 9 9
Number of functions 1 1 1 1 1
Number of ports 2 2 2 2 2
Number of terminals 24 24 28 28 24
Maximum operating temperature 125 °C 70 °C 125 °C 125 °C 70 °C
Minimum operating temperature -55 °C - -55 °C -55 °C -
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE TRUE
Package body material CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY UNSPECIFIED UNSPECIFIED PLASTIC/EPOXY
encapsulated code DIP SOP QCCN QCCN SOP
Encapsulate equivalent code DIP24,.3 SOP24,.4 LCC28,.45SQ LCC28,.45SQ SOP24,.4
Package shape RECTANGULAR RECTANGULAR SQUARE SQUARE RECTANGULAR
Package form IN-LINE SMALL OUTLINE CHIP CARRIER CHIP CARRIER SMALL OUTLINE
Peak Reflow Temperature (Celsius) 240 225 260 260 225
power supply 5 V 5 V 5 V 5 V 5 V
propagation delay (tpd) 20 ns 20 ns 20 ns 13.5 ns 15 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 2.6416 mm 2.54 mm 2.54 mm 2.6416 mm
Maximum supply voltage (Vsup) 5.5 V 5.25 V 5.5 V 5.5 V 5.25 V
Minimum supply voltage (Vsup) 4.5 V 4.75 V 4.5 V 4.5 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V
surface mount NO YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY COMMERCIAL MILITARY MILITARY COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE GULL WING NO LEAD NO LEAD GULL WING
Terminal pitch 2.54 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL QUAD QUAD DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 7.62 mm 7.5 mm 11.4554 mm 11.4554 mm 7.5 mm
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) - -
Filter level MIL-STD-883 Class B - MIL-STD-883 Class B MIL-STD-883 Class B -
Maximum Frequency@Nom-Sup - 71400000 Hz - 83300000 Hz 83300000 Hz
Prop。Delay @ Nom-Sup - 10 ns - 7 ns 7.5 ns
Please help me, how to modify the BIN file in the firmware upgrade package
There is an attendance machine that needs to be upgraded, but the serial number is fixed. The .BIN file in the upgrade package can be renamed to a RAR file. You can see that it is composed of three fo...
天天向上612 Embedded System
Drawing of basic graphics and images based on LM3Sl graphics driver library
Drawing of basic graphics and images Last time, I shared with you how to write low-level driver functions for TI 's graphics driver library. Now let's take a look at how to use the library provided by...
zhengjiewen Microcontroller MCU
Are there any colleagues working on Embedded controller?
As the title says. QQ group: 91037828...
zhouxinsee Embedded System
Taking a “family-first” approach to op amp design
By: Hayden Hast – Systems Engineer When I first visited a Texas barbecue restaurant, I was so surprised by the variety of meats on the menu that I had no idea which one to choose, but luckily the rest...
alan000345 TI Technology Forum
【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (2)
The DUC submodule realizes the processing process of low-rate baseband signal to high-rate multi-carrier intermediate frequency signal. DUC usually needs to complete pulse shaping, interpolation filte...
muhan9 FPGA/CPLD
Design of smart greenhouse planting control system based on 5G network
[i=s]This post was last edited by Maoqiu Dada on 2021-12-10 16:34[/i]Abstract: This paper describes the intelligent greenhouse planting control and management system based on 5G network. Environmental...
毛球大大 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 688  760  679  718  2920  14  16  15  59  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号