EEWORLDEEWORLDEEWORLD

Part Number

Search

A42MX09-FVQG100I

Description
Field Programmable Gate Array, 336 CLBs, 14000 Gates, 70.2MHz, CMOS, PQFP100, 1 MM HEIGHT, PLASTIC, VQFP-100
CategoryProgrammable logic devices    Programmable logic   
File Size880KB,123 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Environmental Compliance
Download Datasheet Parametric View All

A42MX09-FVQG100I Overview

Field Programmable Gate Array, 336 CLBs, 14000 Gates, 70.2MHz, CMOS, PQFP100, 1 MM HEIGHT, PLASTIC, VQFP-100

A42MX09-FVQG100I Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerActel
package instruction1 MM HEIGHT, PLASTIC, VQFP-100
Reach Compliance Codecompli
Other featuresCAN ALSO BE OPERATED AT 3.3V I/O SUPPLY
maximum clock frequency70.2 MHz
Combined latency of CLB-Max3.5 ns
JESD-30 codeS-PQFP-G100
JESD-609 codee3
length14 mm
Humidity sensitivity level3
Configurable number of logic blocks336
Equivalent number of gates14000
Number of terminals100
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize336 CLBS, 14000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeTFQFP
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)260
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width14 mm
v6.0
40MX and 42MX FPGA Families
Features
High Capacity
Single-Chip ASIC Alternative
3,000 to 54,000 System Gates
Up to 2.5 kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 202 User-Programmable I/O Pins
HiRel Features
Commercial, Industrial, Automotive, and Military
Temperature Plastic Packages
Commercial, Military Temperature, and MIL-STD-883
Ceramic Packages
QML Certification
Ceramic Devices Available to DSCC SMD
Ease of Integration
Mixed-Voltage Operation (5.0V or 3.3V for core and
I/Os), with PCI-Compliant I/Os
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Low Power Consumption
IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
High Performance
5.6 ns Clock-to-Out
250 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
Product Profile
Device
Capacity
System Gates
SRAM Bits
Logic Modules
Sequential
Combinatorial
Decode
Clock-to-Out
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Maximum Flip-Flops
Clocks
User I/O (maximum)
PCI
Boundary Scan Test (BST)
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
CQFP
PBGA
A40MX02
3,000
295
9.5 ns
147
1
57
44, 68
100
80
A40MX04
6,000
547
9.5 ns
273
1
69
44, 68, 84
100
80
A42MX09
14,000
348
336
5.6 ns
348
516
2
104
84
100, 160
100
176
A42MX16
24,000
624
608
6.1 ns
624
928
2
140
84
100, 160, 208
100
176
A42MX24
36,000
954
912
24
6.1 ns
954
1,410
2
176
Yes
Yes
84
160, 208
176
A42MX36
54,000
2,560
1,230
1,184
24
6.3 ns
10
1,230
1,822
6
202
Yes
Yes
208, 240
208, 256
272
January 2004
© 2004 Actel Corporation
i
See the Actel website (www.actel.com) for the latest version of this datasheet.
WinCE memory problem
I just started to use WinCE, mainly developing under CEPC. I have two questions to ask: 1) After WinCE is loaded into the memory, what is the layout of the physical memory? 2) Does WinCE support virtu...
liren198 Embedded System
All roads lead to energy conservation. Where are the challenges and opportunities of energy conservation?
Moore's Law states that every 24 months (later revised to 18 months by the industry), the number of transistors that can be accommodated on an IC doubles, and performance will also double. After the d...
clj2004000 Power technology
When drawing a 4-layer board in Altium Designer 16, does the power ground in the middle layer need additional connection?
When drawing a 4-layer board, add an inner power layer, and after NET is selected as ground, do you need to do additional operations to connect this layer to the power ground?...
hust_wj PCB Design
The tx-1c MCU development board is still connected when using SIP burning. Please power on the MCU (I have tested it many times, please analyze it)
I am using [b]stc89c52[/b], a development board from the AOK MCU Learning and Development Network. When using STC-ISP to burn the program, it always prompts "Still connecting, please power on the MCU"...
hdrnono 51mcu
Looking for a guy who makes attendance system
Looking for attendance machine developer, if you have cooperation intention, please contact, QQ: 40634865...
cdqd Embedded System
Assembly experts come in! !
I am a novice, and I have a question to ask the experts. What is the specific role of the interrupt vector table in the assembly program? What do org and dw specifically achieve? Also, in general, aft...
shenlanshanshan Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 228  99  651  2446  1726  5  2  14  50  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号