EEWORLDEEWORLDEEWORLD

Part Number

Search

M1AFS600-2FG484I

Description
Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, 13824-Cell, CMOS, PBGA484, 1 MM PITCH, FBGA-484
CategoryProgrammable logic devices    Programmable logic   
File Size29MB,798 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

M1AFS600-2FG484I Online Shopping

Suppliers Part Number Price MOQ In stock  
M1AFS600-2FG484I - - View Buy Now

M1AFS600-2FG484I Overview

Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, 13824-Cell, CMOS, PBGA484, 1 MM PITCH, FBGA-484

M1AFS600-2FG484I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instruction1 MM PITCH, FBGA-484
Reach Compliance Codecompli
maximum clock frequency350 MHz
JESD-30 codeS-PBGA-B484
JESD-609 codee0
length23 mm
Humidity sensitivity level3
Configurable number of logic blocks13824
Equivalent number of gates600000
Number of entries172
Number of logical units13824
Output times172
Number of terminals484
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize13824 CLBS, 600000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA484,22X22,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
power supply1.5,3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.44 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width23 mm
Actel Fusion Handbook
®
I wrote a state machine, but the read address and the write address are always wrong. Is there any expert willing to give me some guidance?
New to XILINX VHDL, in a state of collapse... [[i] This post was last edited by dongxh on 2012-10-20 04:53[/i]]...
dongxh FPGA/CPLD
What does the glbce in rdk of 8127 refer to?
Please help me, for example, gUI_mcfw_config.glbceEnable, I don't understand what this glbce means...
qiqi DSP and ARM Processors
MCU logic operation
ANL A,Rn 58~5F AND register to A ANL A,direct 55 direct AND direct byte to A ANL A,@Ri 56~57 Indirect RAm to A ANL A,#data 54 AND data immediate to A ANL direct A 52 direct AND A to direct byteANL dir...
LS9001 51mcu
EE also detected unsafe issues, is that true?
The following prompt appears when using Google browser:...
dontium Talking
Quartus II Modelsim co-simulation problem
When performing a co-simulation with Quartus II and Modelsim, if the testbench content is changed, does synthesis need to be performed every time, or will Modelsim perform the synthesis itself when Mo...
luooove FPGA/CPLD
I want to switch to IC and I am looking for a job. Please give me some advice. Thank you.
Please help me : I am looking for a job across majors and industries this time. I know it is very difficult, but I really don't want to work in the previous industry. I studied chemical engineering in...
strorn Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 636  1981  43  65  188  13  40  1  2  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号