EEWORLDEEWORLDEEWORLD

Part Number

Search

BTMA040505D21H2

Description
Bi-directional Integrated TAP Monitor Arrays
File Size187KB,2 Pages
ManufacturerOplink(Molex)
Websitehttp://www.oplink.com
Download Datasheet View All

BTMA040505D21H2 Overview

Bi-directional Integrated TAP Monitor Arrays

Bi-directional Integrated TAP
Monitor Arrays
BTMA Series
Product Description
Oplink’s Bi-directional Integrated Tap Monitor Array (BTMA) is assembled using individual Bi-
directional Integrated Tap Monitor (BTMS) to guarantee no optical or electrical cross-talk
among different channels. BTMS is a hybrid component that integrates a flat spectral response
of a thin-film tap with a high sensitivity PIN photodiode for power monitoring applications.The
Bi-directional feature allows power monitoring from input or output ports. BTMA minimizes
component assembly costs and module footprint while increasing module design efficiency by
facilitating fiber management.
Each BTMS in the BTMA integrates the functionality of an optical tap and a photodiode while
delivering low insertion loss and low dark current with high temperature stability over a wide
wavelength range. BTMA is compact and easy to mount on PCB board for module and net-
work system use. Applications include DWDM channel power monitoring, optical network
switching/protection monitoring, re-configurable optical add/drop multiplexers, and gain/at-
tenuation monitoring in amplifier systems.
Oplink can provide customized designs to meet specialized feature applications. Also, Oplink
offers modular assemblies that integrate other components to form a full function module or
subsystem.
Functional Diagram
Input
Output
PD
Performance Specificationns
Parameters
Specification
Unit
Features
1260 ~ 1360
2%
5%
10%
Operating Wavelength Range
Insertion Loss (@λop, Top, All SOP, Exclude
Connectors)
Polarization Dependent Loss
Return Loss (exclude connector)
2%
Responsivity
(Relative to Nominal
Tapped
Monitoring
Power at Input Port)
1510~1610
nm
dB
dB
dB
Flat and Broad Operating Wavelength
Range
Low Insertion Loss and PDL
Low Dark Current
Various Tap Ratio Available
High Temperature Stability with
Hermetically Sealed Photodiode
Monitor Optical Signal from Input or
Output
≤ 0.4
≤ 0.6
≤ 0.9
≤ 0.1
≥ 45
10 ~ 23
26 ~ 59
52 ~ 110
≤ 0.1
≤ 0.5
≤ 10
≥ 0.5
≤ 20
≤5
14 ~ 26
36 ~ 65
70 ~ 120
dB
dB
nA
GHz
V
mA
dBm
+70
+85
SMF-28
°C
°C
mA/W
Through
5%
10%
Responsivity Polarization Dependence
Uniformity
1
Applications
PD Dark Current (@ 70°C, -5V bias)
PD
Bandwidth (50 ohm, 5V, -3dB)
Reverse Voltage
Forward Current
2%
Input Optical Power
Conditions
5%
10%
Operating Temperature Range
(<85%RH, Non-condensing)
Storage Temperature Range
(<85%RH, Non-condensing)
Fiber Type
-0
-40
Add/Drop and Optical Protection
Monitoring
DWDM/CWDM Systems
≤ 21
≤ 16
≤12
Notes:
Directivity is defined as -10 log(ℜ
O
ut
→PD
/
I
n
→PD
)
where
stands for responsivity.
1)
S0135 - R02. (web) 20130520
Gooogleman, help!
It's only 32 points! May I ask what data format did you collect when you used 9650 to collect images (RGB, YCbCr?), did you convert it into a picture at that time? What format was it? BMP, JPEG? How d...
xgqwf Embedded System
Is it just simple impedance control? Answer with real examples!
This content is originally created by yvonneGan , a user of EEWORLD forum . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the sourceOrigin...
yvonneGan PCB Design
Embedded Linux System Development Model
Embedded systems are usually resource-constrained systems. It is difficult and sometimes even impossible to write software directly on the hardware platform of embedded systems. Zhuoyue Education will...
rwogn Embedded System
Altium Designer Copper Plating (Part 2)
[align=left][color=#000000]In the previous section, we talked about the copper plating methods for PCBs with regular shapes and PCBs with irregular shapes. Today, we will talk about how to set the cop...
okhxyyo PCB Design
How to add attachments when posting here?
I want to upload something but I don't know how to add an attachment...
hehehehe RF/Wirelessly
Advanced FPGA Design Skills (I) - FPGA Frame Rate Sampling Calculation
[i=s]This post was last edited by goodbey155 on 2018-9-6 11:01[/i] [align=left][font=宋体][size=4] For IT-related practitioners, reading other people's code is an indispensable ordeal. During the learni...
goodbey155 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1440  798  1127  507  1514  29  17  23  11  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号