LY625128RL-45SLT datasheet, PDF

Datasheet> All Categories > storage> storage> LY625128RL-45SLT

LY625128RL-45SLT: DescriptionStandard SRAM, 512KX8, 45ns, CMOS, PDSO32, STSOP-32; Categorystorage storage; File Size302KB，17 Pages; ManufacturerLyontek; Websitehttp://www.lyontek.com.tw/index.html; Environmental Compliance

Download Datasheet Parametric View All

LY625128RL-45SLT Overview

Standard SRAM, 512KX8, 45ns, CMOS, PDSO32, STSOP-32

LY625128RL-45SLT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1931266393
package instruction	LSSOP,
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	45 ns
I/O type	COMMON
JESD-30 code	R-PDSO-G32
JESD-609 code	e3
length	11.8 mm
memory density	4194304 bit
Memory IC Type	STANDARD SRAM
memory width	8
Humidity sensitivity level	3
Number of functions	1
Number of ports	1
Number of terminals	32
word count	524288 words
character code	512000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX8
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LSSOP
Encapsulate equivalent code	TSSOP32,.56,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.25 mm
Maximum standby current	0.000023 A
Minimum standby current	1.5 V
Maximum slew rate	0.07 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	8 mm

Preview

Download Datasheet

View All

LY625128

Rev. 2.5

512K X 8 BIT LOW POWER CMOS SRAM

REVISION HISTORY

Revision

Rev. 1.0

Rev. 1.1

Rev. 1.2

Rev. 1.3

Rev. 1.4

Rev. 1.5

Rev. 2.0

Rev. 2.1

Description

Initial Issue

Revised I

SB1

Revised Test Condition of I

Added -45ns Spec.

Added P-DIP PKG

Revised Test Condition of I

SB1

Adding PKG type : 44 TSOP-II

Adding SL Spec.

Revised

ABSOLUTE MAXIMUN RATINGS

Added I

SB1

values when T

= 25

℃

and T

= 40

℃

Revised

FEATURES

ORDERING INFORMATION

Lead free and green package available

Green package

available

Added packing type in

ORDERING INFORMATION

Deleted T

SOLDER

ABSOLUTE MAXIMUN RATINGS

Deleted -35ns Spec.

Revised V

Revised

PACKAGE OUTLINE DIMENSION

in page

11/12/13/14

Revised

ORDERING INFORMATION

in page 16

Deleted PKG type : 44 TSOP-II

Issue Date

Jul.19.2005

Oct.31.2005

Sep.20.2006

Jan.12.2007

May.14.2007

Jun.4.2007

Jul.11.2007

Mar.30.2009

Rev. 2.2

Rev. 2.3

Rev. 2.4

Rev. 2.5

Sep.11.2009

May.7.2010

Aug.30.2010

Feb.21.2012

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838

FAX: 886-3-6668836

Lyontek Inc.

reserves the rights to change the specifications and products without notice.

Recommended Resources

Sound and light electronic hypnosis circuit

Double core saturation magnetometer circuit

Industrial and mining site indicator light circuit

555 electronic insect repellent circuit (1)

Short circuit protection function test method 2 of IGBT drive circuit

820e computer motherboard circuit diagram_36

[Revenge RVB2601 Creative Application Development] Dynamic loading model super test case: tearing up the Internet celebrity project small TV: [i=s]This post was last edited by cqcqwind on 2022-5-6 12:17[/i]After the dynamic loading platform of 2601 was completed, HELLO WORLD, GPIO, U8G2, and DHT11 were tested, and all met expectations. Out ...; cqcqwind XuanTie RISC-V Activity Zone

Ask a weak question GPIO: When using GPIO to read the external change state, the external change state is 50HZ, [1010 sine wave], but the internal reading is 11111111...1000...0, I guess the reason is that the GPIO sampling ra...; maxcio DSP and ARM Processors

The reason and solution of LF2407 capture cannot be interrupted again: [size=14px] Problem: After 2407 sets all registers related to capture interrupt, it uses capture interrupt to collect edge information of waveform. After collecting a certain number of data, it stops ...; 灞波儿奔 DSP and ARM Processors

CCS debugging based on U-Boot/SPL of AM335x: [align=left][color=rgb(0,0,0)][backcolor=rgb(255,255,255)]In the AM335x software development process based on Linux, the first step is to port U-Boot/SPL (Second Program Loader). It is common to encou...; 37°男人 DSP and ARM Processors

Freescale MK20 Development Kit: Does anyone want the Freescale MK20 development kit from Wanli?...; zjbwxl Buy&Sell

A quick tip: Registration for the 2013 TI Battery Management Seminar Series has started!!: In 2013, Texas Instruments (TI) is ready to launch a new seminar series - Battery Management Seminar. The latest charging innovation technology, the most authoritative fuel measurement and battery aut...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components