STI94000A-60GMF datasheet, PDF

STI94000A-60GMF: DescriptionFast Page DRAM Module, 4MX9, 60ns, CMOS, SIMM-30; Categorystorage storage; File Size196KB，6 Pages; ManufacturerSimple Tech Inc.

Download Datasheet Parametric View All

STI94000A-60GMF Overview

Fast Page DRAM Module, 4MX9, 60ns, CMOS, SIMM-30

Parameter Name	Attribute value
Maker	Simple Tech Inc.
package instruction	SIMM-30
Reach Compliance Code	unknow
access mode	FAST PAGE
Maximum access time	60 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
JESD-30 code	R-XSMA-N30
memory density	37748736 bi
Memory IC Type	FAST PAGE DRAM MODULE
memory width	9
Number of functions	1
Number of ports	1
Number of terminals	30
word count	4194304 words
character code	4000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4MX9
Output characteristics	3-STATE
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
refresh cycle	1024
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal location	SINGLE

Friends who are familiar with LM3S, please hurry up and switch to LM4F: Friends who are familiar with LM3S, please hurry up and transition to LM4F, especially the use of its new features such as FPU, USB and low power consumption....; Study_Stellaris Microcontroller MCU

How to use a spectrum analyzer and accurately calculate the transmit power of RKE: How to use spectrum analyzer and calculate accurately the transmit power of RKE?...; apple521 Test/Measurement

How to download the program to 9B96 development board from Keil: Development environment keil, how to download the program to 9B96 development board using only USB cable? Thanks guys...; wzp2007 Microcontroller MCU

FPGA Clock Issues: Whether implemented in discrete logic, programmable logic, or full custom silicon, any digital design requires a reliable clock to operate successfully. A poorly designed clock will result in erroneou...; eeleader FPGA/CPLD

Power Management Circuit Analysis: [img]file:///D:\My Database\Documents\Tencent Files\1049705766\Image\C2C\1AH%MB){5IQ(Q%[email]JIH_T7@II.png[/email][/img]Please help me analyze this circuit design. It would be best if it is more deta...; yangdelili Embedded System

Application of Virtual Instrument in Standard Resistance Verification: Abstract: Standard resistors need to be calibrated after production. Manual calibration is cumbersome and prone to errors. . . . . ....; feifei Test/Measurement

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components