EEWORLDEEWORLDEEWORLD

Part Number

Search

B37871K5562J070

Description
CAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.0056uF, SURFACE MOUNT, 1206, CHIP
CategoryPassive components    capacitor   
File Size398KB,22 Pages
ManufacturerEPCOS (TDK)
Download Datasheet Parametric View All

B37871K5562J070 Overview

CAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.0056uF, SURFACE MOUNT, 1206, CHIP

B37871K5562J070 Parametric

Parameter NameAttribute value
MakerEPCOS (TDK)
package instruction, 1206
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.0056 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Manufacturer's serial numberB37871
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, CARDBOARD, 13 INCH
positive tolerance5%
Rated (DC) voltage (URdc)50 V
size code1206
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceNICKEL
Terminal shapeWRAPAROUND

B37871K5562J070 Preview

Multilayer ceramic capacitors
Chip, C0G
Series/Type:
Date:
Chip
February 2009
© EPCOS AG 2009. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
Multilayer ceramic capacitors
C0G
Chip
Ordering code system
B37940
Type and size
Chip size (inch/mm) = Temperature characteristic C0G:
0402/1005 B37920
0603/1608 B37930
0805/2012 B37940
1206/3216 B37871
1210/3225 B37949
Termination
Standard:
K nickel barrier for all case sizes
On request:
J silver-palladium for conductive adhesion for all case sizes
Rated voltage
5 (Code) 50 VDC
1 (Code) 100 VDC
2 (Code) 200 VDC
Capacitance,
coded (example)
010 1 10
0
pF = 1 pF
100 10 10
0
pF = 10 pF
221 22 10
1
pF = 220 pF
K
5
010
C
5
60
Capacitance tolerance
C
R
<
10 pF:
B
±0.1
pF
C
±0.25
pF (standard for capacitance values
4.7 pF)
D
±0.5
pF (standard for capacitance values
8.2 pF)
C
R
10 pF:
F
±1%
G
±2%
J
±5%
(standard)
K
±10%
Decimal place
for cap. values < 10 pF, otherwise 0
Packaging
60 cardboard tape, 180-mm reel
62 blister tape, 180-mm reel
70 cardboard tape, 330-mm reel
72 blister tape, 330-mm reel
01 bulk case
Please read
Cautions and warnings
and
Important notes
at the end of this document.
Page 2 of 22
Multilayer ceramic capacitors
C0G
Features
Good thermal stability
High insulation resistance
Low dissipation factor
Low inductance
Based on AEC-Q200 Rev-C
Applications
Resonant circuits
Filter circuits
Timing elements
Coupling and filtering, particularly in RF circuits
Termination
Nickel barrier terminations (Ni) for lead-free soldering
For conductive adhesion: Silver-palladium terminations (AgPd) on request
Options
Alternative capacitance values and tolerances available on request
Delivery mode
Cardboard and blister tape (blister tape for chip thickness
≥1.2 ±0.1
mm and case size
1210), 180-mm and 330-mm reel available
Bulk case for case sizes 0402, 0603 (50 V) and 0805 (50 V)
Electrical data
Temperature characteristic
Climatic category
Standard
Dielectric
Rated voltage
Test voltage
Capacitance range
Temperature coefficient
Dissipation factor
Insulation resistance
1)
Insulation resistance
1)
Time constant
1)
Time constant
1)
Operating temperature range
Ageing
C0G
55/125/56
EIA
Class 1
50, 100, 200
2.5 V
R
/5 s
1 pF ... 10 nF (E6/E12)
0
±30
10
-6
/K
< 1.0 10
-3
> 10
5
> 10
4
> 1000
> 100
55 ... +125
none
(IEC 60068-1)
V
R
V
test
C
R
(limit value)
(at +25
°C)
(at +125
°C)
(at +25
°C)
(at +125
°C)
tan
δ
R
ins
R
ins
τ
τ
T
op
VDC
VDC
MΩ
MΩ
s
s
°C
1) For C
R
>10 nF the time constant
τ
= C
R
ins
is given.
Please read
Cautions and warnings
and
Important notes
at the end of this document.
Page 3 of 22
Multilayer ceramic capacitors
C0G
Capacitance tolerances
C
R
4.7 pF
Code letter
Tolerance
B
±0.1
pF
(on request)
C (standard) D
±0.25
pF
±0.5
pF
5.6 pF
C
R
8.2 pF
B
C
D (standard)
±0.1
pF
±0.25
pF
±0.5
pF
(on request) (on request)
Code letter
Tolerance
C
R
10 pF
F
±1%
(on request for
50 V and 100 V; not
available for 200 V)
G
J (standard)
±2%
(on request for
±5%
50 V and 100 V; not
available for 200 V)
K
±10%
Dimensional drawing
Dimensions (mm)
Case size
l
w
th
k
(inch)
(mm)
0402
1005
1.00
±0.10
0.50
±0.05
0.50
±0.05
0.10 0.40
0603
1608
1.60
±0.15
0.80
±0.10
0.80
±0.10
0.10 0.40
0805
2012
2.00
±0.20
1.25
±0.15
1.30 max.
0.13 0.75
1206
3216
3.20
±0.20
1.60
±0.15
1.30 max.
0.25 0.75
1210
3225
3.20
±0.30
2.50
±0.30
1.70 max.
0.25 0.75
Tolerances to CECC 32101-801
Please read
Cautions and warnings
and
Important notes
at the end of this document.
Page 4 of 22
Multilayer ceramic capacitors
C0G
Recommended solder pad
Recommended dimensions (mm) for reflow soldering
Case size
(inch/mm)
0402/1005
0603/1608
0805/2012
1206/3216
1210/3225
Type
single chip
single chip
single chip
single chip
single chip
A
0.35 ... 0.45
0.60 ... 0.70
0.60 ... 0.70
0.80 ... 0.90
1.00 ... 1.20
C
1.00 ... 1.40
1.80 ... 2.20
2.20 ... 2.60
3.80 ... 4.32
4.00 ... 4.80
D
0.40 ... 0.60
0.60 ... 0.80
0.80 ... 1.10
1.00 ... 1.40
1.80 ... 2.30
Recommended dimensions (mm) for wave soldering
Case size
(inch/mm)
0603/1608
0805/2012
1206/3216
Type
single chip
single chip
single chip
A
0.80 ... 0.90
0.90 ... 1.00
1.00 ... 1.10
C
2.20 ... 2.80
2.80 ... 3.20
4.20 ... 4.80
D
0.60 ... 0.80
0.80 ... 1.10
1.00 ... 1.40
Termination
Please read
Cautions and warnings
and
Important notes
at the end of this document.
Page 5 of 22
What role does artificial intelligence play in chip development?
In recent years, technology giants such as Google, Apple, Microsoft, Facebook, Intel, Qualcomm, Nvidia, ADM, etc. have also entered the market and started to independently develop artificial intellige...
huaqingyuanjian Integrated technical exchanges
High-speed ADC two-wire control circuit using SPI
Most current microprocessors, DSPs , and field- programmable gate arrays integrate hardware and software resources to support one or both of two common interface standards : SPI (Serial Peripheral Int...
feifei Industrial Control Electronics
Moderators please advise
Moderator, please advise.I made a board using STM32F101C8and wrote the following program. My purpose is to output high and low level square waves from PORT B.The program was compiled with 0 error and ...
hero362631780 stm32/stm8
The temperature sensor displays the error "The temp is : <7"
Please help me, I am using the ZigBee development board from NetBee. It was tested and was good when I first bought it (resistance value 10K, baud rate 115200, and I also tried 9600). When I was doing...
xiazheng RF/Wirelessly
Share 28335 SCI communication problem summary
1. First, the interrupt setting service program in non-FIFO mode cannot directly enter the sending interrupt; you need to send a byte of data before entering the interrupt; According to the 51 mode, w...
Jacktang Microcontroller MCU
HyperLynx High-Speed Circuit Design and Simulation (VI) Non-ideal Transmission Line Differential Pair Eye Diagram (Impedance Mismatch)
# HyperLynx High-Speed Circuit Design and Simulation (VI) Non-ideal Transmission Line Differential Pair Eye Diagram (Impedance Mismatch) ##1. Construct a non-ideal differential pair circuit diagram###...
bqgup Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 443  2023  834  125  429  9  41  17  3  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号