EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61LPS12832EC-250B2L

Description
Cache SRAM, 128KX32, 2.6ns, CMOS, PBGA119, BGA-119
Categorystorage    storage   
File Size2MB,36 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Environmental Compliance
Download Datasheet Parametric View All

IS61LPS12832EC-250B2L Overview

Cache SRAM, 128KX32, 2.6ns, CMOS, PBGA119, BGA-119

IS61LPS12832EC-250B2L Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeBGA
package instructionBGA, BGA119,7X17,50
Contacts119
Reach Compliance Codecompli
ECCN code3A991.B.2.A
Maximum access time2.6 ns
Maximum clock frequency (fCLK)250 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee1
length22 mm
memory density4194304 bi
Memory IC TypeCACHE SRAM
memory width32
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX32
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply2.5,2.5/3.3 V
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum standby current0.08 A
Minimum standby current3.14 V
Maximum slew rate0.235 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature10
width14 mm
IS61(4)LPS12836EC/IS61(4)VPS12836EC/IS61(4)LPS12832EC
IS61(4)VPS12832EC/IS61(4)LPS25618EC/IS61(4)VPS25618EC
128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED,
SINGLE CYCLE DESELECT SRAM
APRIL 2014
FEATURES
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Burst sequence control using MODE input
Three chip enable option for simple depth
expansion and address pipelining
Common data inputs and data outputs
Auto Power-down during deselect
Single cycle deselect
Snooze MODE for reduced-power standby
JEDEC 100-pin QFP, 165-ball BGA and 119-
ball BGA packages
Power supply:
LPS: V
DD
3.3V (± 5%), V
DDQ
3.3V/2.5V (± 5%)
VPS: V
DD
2.5V (± 5%), V
DDQ
2.5V (± 5%)
JTAG Boundary Scan for BGA packages
Industrial and Automotive temperature support
Lead-free available
Error Detection and Error Correction
Write cycles are internally self-timed and are initiated
by the rising edge of the clock input. Write cycles can
be one to four bytes wide as controlled by the write
control inputs.
Separate byte enables allow individual bytes to be
written. The byte write operation is performed by using
the byte write enable (/BWE) input combined with one
or more individual byte write signals (/BWx). In
addition, Global Write (/GW) is available for writing all
bytes at one time, regardless of the byte write controls.
Bursts can be initiated with either /ADSP (Address
Status Processor) or /ADSC (Address Status Cache
Controller) input pins. Subsequent burst addresses can
be generated internally and controlled by the /ADV
(burst address advance) input pin.
The mode pin is used to select the burst sequence
order. Linear burst is achieved when this pin is tied
LOW. Interleave burst is achieved when this pin is tied
HIGH or left floating
DESCRIPTION
The 4Mb product family features high-speed, low-
power synchronous static RAMs designed to provide
burstable, high-performance memory for
communication and networking applications. The
IS61(64)LPS/VPS12836EC
are organized as
131,072
words
by 36bits. The
IS61(64)LPS/VPS12832EC
are organized as
131,072
words by 32bits. The
IS61(64)LPS/VPS25618EC
are
organized as
262,144
words by 18 bits. Fabricated with
ISSI's advanced CMOS technology, the device
integrates a 2-bit burst counter, high-speed SRAM
core, and high-drive capability outputs into a single
monolithic circuit. All synchronous inputs pass through
registers controlled by a positive-edge-triggered single
clock input.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
f
MAX
Parameter
Clock Access Time
Cycle time
Frequency
-250
2.6
4
250
-200
3.1
5
200
Units
ns
ns
MHz
Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such
applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc.- www.issi.com
Rev. C
03/19/2014
1
Solenoid valve test circuit board
Help: Test the solenoid valve. The specific situation is as follows: use a 15.5v starting voltage to power on, so that the solenoid valve closes for 1s, then the voltage drops to a 5v stable voltage, ...
若言啊 MCU
Engineer It: Understanding Electrical Overstress in Analog ICs
[i=s]This post was last edited by Texas Instruments_Video on 2015-3-10 16:45[/i] [media=swf,500,375]http://player.youku.com/player.php/sid/XOTA4OTMyNjI4/v.swf[/media] Engineers comprehensively demonst...
德州仪器_视频 Analogue and Mixed Signal
What unit is Ku?
A resistor has a single Ku marked next to it.It comes from Figure 19 in this document [url=http://www.ti.com.cn/cn/lit/ds/symlink/ucc28610.pdf]http://www.ti.com.cn/cn/lit/ds/symlink/ucc28610.pdf[/url]...
dontium TI Technology Forum
I'd like to give some suggestions to the forum.
I think the forum can add two modules, C language and C++. After all, people who work with microcontrollers and embedded systems have to deal with them every day. We can discuss with each other, impro...
张无忌1987 Suggestions & Announcements
How to make a two-angle bidirectional LED and a normal LED light up alternately
I want to use the two-corner bidirectional light-emitting tubes and ordinary light-emitting diodes to light up alternately, turning on green light, bidirectional blue light, and bidirectional red ligh...
ywccyx Analog electronics
Strong! Foreign ones can be divided into blocks and full-color dot matrix
[color=#000000]http://www.saccade.com/writing/projects/Puzzlemation/Puzzlemation.html[/color]...
fish001 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2183  1087  238  1177  1401  44  22  5  24  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号