IS61LPS12836EC-200B2 datasheet, PDF

Datasheet> All Categories > storage> storage> IS61LPS12836EC-200B2

IS61LPS12836EC-200B2: DescriptionCache SRAM, 128KX36, 3.1ns, CMOS, PBGA119, BGA-119; Categorystorage storage; File Size2MB，36 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric View All

IS61LPS12836EC-200B2 Overview

Cache SRAM, 128KX36, 3.1ns, CMOS, PBGA119, BGA-119

IS61LPS12836EC-200B2 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Integrated Silicon Solution ( ISSI )
Parts packaging code	BGA
package instruction	BGA, BGA119,7X17,50
Contacts	119
Reach Compliance Code	compli
ECCN code	3A991.B.2.A
Maximum access time	3.1 ns
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
length	22 mm
memory density	4718592 bi
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
power supply	2.5,2.5/3.3 V
Certification status	Not Qualified
Maximum seat height	3.5 mm
Maximum standby current	0.08 A
Minimum standby current	3.14 V
Maximum slew rate	0.21 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm

Preview

Download Datasheet

View All

IS61(4)LPS12836EC/IS61(4)VPS12836EC/IS61(4)LPS12832EC

IS61(4)VPS12832EC/IS61(4)LPS25618EC/IS61(4)VPS25618EC

128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED,

SINGLE CYCLE DESELECT SRAM

APRIL 2014

FEATURES



Internal self-timed write cycle

Individual Byte Write Control and Global Write

Clock controlled, registered address, data and

control

Burst sequence control using MODE input

Three chip enable option for simple depth

expansion and address pipelining

Common data inputs and data outputs

Auto Power-down during deselect

Single cycle deselect

Snooze MODE for reduced-power standby

JEDEC 100-pin QFP, 165-ball BGA and 119-

ball BGA packages

Power supply:

LPS: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

VPS: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)



JTAG Boundary Scan for BGA packages

Industrial and Automotive temperature support

Lead-free available

Error Detection and Error Correction

Write cycles are internally self-timed and are initiated

by the rising edge of the clock input. Write cycles can

be one to four bytes wide as controlled by the write

control inputs.

Separate byte enables allow individual bytes to be

written. The byte write operation is performed by using

the byte write enable (/BWE) input combined with one

or more individual byte write signals (/BWx). In

addition, Global Write (/GW) is available for writing all

bytes at one time, regardless of the byte write controls.

Bursts can be initiated with either /ADSP (Address

Status Processor) or /ADSC (Address Status Cache

Controller) input pins. Subsequent burst addresses can

be generated internally and controlled by the /ADV

(burst address advance) input pin.

The mode pin is used to select the burst sequence

order. Linear burst is achieved when this pin is tied

LOW. Interleave burst is achieved when this pin is tied

HIGH or left floating

DESCRIPTION

The 4Mb product family features high-speed, low-

power synchronous static RAMs designed to provide

burstable, high-performance memory for

communication and networking applications. The

IS61(64)LPS/VPS12836EC

are organized as

131,072

words

by 36bits. The

IS61(64)LPS/VPS12832EC

are organized as

131,072

words by 32bits. The

IS61(64)LPS/VPS25618EC

are

organized as

262,144

words by 18 bits. Fabricated with

ISSI's advanced CMOS technology, the device

integrates a 2-bit burst counter, high-speed SRAM

core, and high-drive capability outputs into a single

monolithic circuit. All synchronous inputs pass through

registers controlled by a positive-edge-triggered single

clock input.

FAST ACCESS TIME

Symbol

MAX

Parameter

Clock Access Time

Cycle time

Frequency

-250

2.6

250

-200

3.1

200

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C

03/19/2014

Recommended Resources

Two-channel high-fidelity power amplifier integrated circuit

Input and output circuit structure of MPD7500G b

Energy-saving electronic ballast circuit with overvoltage protection

CNC machine tool operation application circuit

Clamp ammeter calibration circuit

M9082 (TV) infrared remote control transmitter microprocessor

Has anyone used the BD9798GWL chip?: Has anyone used the BD9798GWL chip? If so, please give me a datasheet....; 2008pcu Embedded System

PCB diagram of Dr. Dot micro quadcopter: PCB diagram of Dr. Dot micro quadcopter...; 圆点博士 DIY/Open Source Hardware

Regarding the problem of storing long numbers in EEPORM inside stc: I want to ask, I got a long number (32 bits), for example, it is equal to 3652, this number is decimal, not binary. And because the data can only be stored in EEPROM 8 bits at a time, so I need to tra...; huangweichi123 51mcu

RS launches convenient mobile app to help engineers access information at any time: BEIJING, Dec. 12, 2013 /PRNewswire/ -- RS Components (RS), a trading brand of Electrocomponents plc (LSE:ECM), a leading global distributor of high-end electronics and repair products, has launched it...; qinkaiabc Integrated technical exchanges

EEWORLD University Hall----Live Replay: ADI - Inertial MEMS Applications: Live replay: ADI - Inertial MEMS Applications : https://training.eeworld.com.cn/course/5822...; hi5 Integrated technical exchanges

Using FreeRTOS notification functions to speed up application execution: Embedded real-time operating systems provide common queue and semaphore mechanisms for task interaction, and FreeRTOS is no exception. Developers who are new to FreeRTOS usually choose these two famil...; MamoYU Real-time operating system RTOS

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components