EEWORLDEEWORLDEEWORLD

Part Number

Search

500R07S1R2KV4Y

Description
CAPACITOR, CERAMIC, MULTILAYER, 50 V, C0G, 0.0000012 uF, SURFACE MOUNT, 0402, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size74KB,4 Pages
ManufacturerJohanson Dielectrics
Environmental Compliance  
Download Datasheet Parametric View All

500R07S1R2KV4Y Overview

CAPACITOR, CERAMIC, MULTILAYER, 50 V, C0G, 0.0000012 uF, SURFACE MOUNT, 0402, CHIP, ROHS COMPLIANT

500R07S1R2KV4Y Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerJohanson Dielectrics
package instruction, 0402
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.0000012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial numberS
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PAPER, 5 INCH
positive tolerance10%
Rated (DC) voltage (URdc)50 V
size code0402
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
S-S
ERIES
U
LTRA
-L
OW
ESR C
APACITORS
K
EY
F
EATURES
• RoHS Compliant
• Lowest available ESR
• 0201 Ultra-Miniature Size
• Self Resonant Frequencies to 25.0 GHz
• Lead-Free Terminations
• Custom Values & Tolerances Available
• Free MLCSoft® for SPICE & S-Parameter Modeling Data
A
PPLICATIONS
• Base station Products
• Wireless LAN
Dielectric
RF Performance
S Series
BEST
C Series BETTER
L Series BETTER
NPO
?
L
W
T
E/B
• Portable Wireless Products
• Cable Components
• RF Matching Networks
• RF Integrated Circuits
• Decoupling, By-pass, DC Blocking
A
VAILABLE
C
APACITANCE
S
ELECTION
R07 / 0402 (1005)
Inches
(mm)
Length
.040 ±.004
(1.02 ±0.1)
Width
.020 ±.004
(0.51 ±0.1)
Thickness
.020 ±.004
(0.51 ±0.1)
End Band
.010 ±.006
(0.25 ±.15)
50 VDC
R14 / 0603 (1608)
Inches
(mm)
Length
.062 ±.006
(1.57 ±0.15)
Width
Thickness
.032 ±.006 .030 +.005 -.003
(0.81 ±0.15)
(0.76 +.13-.08)
Selection charts represents basic C/V capability in this series. Please contact the factory for capacitance, voltage, case size combinations not shown.
6
0.2
p
0.3 F
p
0.4 F
p
0.5 F
p
0.6 F
p
0.7 F
p
0.8 F
p
0.9 F
p
1.0 F
p
1.1 F
pF
1.2
p
1.3 F
p
1.5 F
p
1.8 F
pF
2.0
p
2.2 F
pF
2.4
p
2.7 F
pF
3.0
p
3.3 F
pF
3.6
p
3.9 F
p
4.3 F
p
4.7 F
pF
5.1
p
5.6 F
pF
6.2
p
6.8 F
pF
7.5
p
8.2 F
pF
9.1
p
10 F
pF
11
p
12 F
p
13 F
pF
15
p
16 F
pF
18
p
20 F
pF
22
p
24 F
pF
27
p
30 F
p
33 F
p
36 F
pF
39
p
43 F
pF
47
p
56 F
p
68 F
p
82 F
p
10 F
0p
F
250 VDC
www.johansontechnology.com
25 V
25 V
0.2
p
0.3 F
p
0.4 F
p
0.5 F
p
0.6 F
p
0.7 F
p
0.8 F
p
0.9 F
p
1.0 F
p
1.1 F
pF
1.2
p
1.3 F
p
1.5 F
p
1.8 F
pF
2.0
p
2.2 F
p
2.4 F
p
2.7 F
pF
3.0
p
3.3 F
pF
3.6
p
3.9 F
p
4.3 F
p
4.7 F
pF
5.1
p
5.6 F
p
6.2 F
p
6.8 F
pF
7.5
p
8.2 F
pF
9.1
p
10 F
pF
11
p
12 F
p
13 F
pF
15
p
16 F
p
18 F
p
20 F
pF
22
p
24 F
pF
27
p
30 F
p
33 F
p
36 F
pF
39
p
43 F
p
47 F
p
56 F
p
68 F
p
82 F
p
10 F
0p
F
End Band
.014 ±.006
(0.35 ±.15)
Verilog learning materials
[i=s] This post was last edited by paulhyde on 2014-9-15 09:00 [/i] Upload some very useful Verilog learning materials...
elecdzsy2002 Electronics Design Contest
The USB synchronization connection of Ce6.0, Ce prompts that the connection is successful, and the PC side activesync prompts that it is connecting for a while, and then it automatically disconnects.
I used the 2410BSP with the built-in simulator in 6.0 and ported it to my own platform, but the USB connection failed because the USB was customized for the serial function. The following data abort a...
darkkingdom Embedded System
Which national e-sports competition question can be solved with 51 single-chip microcomputer to fully solve the basic and development parts and stably meet the requirements?
Among all the questions in the national electronic competition from 2007 to now, which one can be solved with a 51 single-chip microcomputer to fully solve the basic and development parts and stably m...
mingjun4503 Electronics Design Contest
[Project source code] [Modelsim FAQ] vsim-3033 Instantiation of 'xxxx' failed
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
[Transfer] Electronic component packaging encyclopedia and packaging knowledge
Electronic component packaging and packaging common sense [size=4] 1. What is packaging [/size] Packaging refers to connecting the circuit pins on the silicon chip to the external connector with wires...
dontium ADI Reference Circuit
Electronic clock made with Timer1
include "p16f877A.inc";************************************************__CONFIG B'011000001100010';pclequ02hstatusequ3hzequ2hintconequ0bhportaequ5htrisaequ85hportdequ8htrisdequ88hcountequ29hcount1equ2...
windirection DIY/Open Source Hardware

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1378  2136  585  2602  1098  28  43  12  53  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号