501S41N431JT4T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 501S41N431JT4T

501S41N431JT4T: DescriptionCeramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00043uF, Surface Mount, 1210, CHIP; CategoryPassive components capacitor; File Size138KB，2 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

501S41N431JT4T Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00043uF, Surface Mount, 1210, CHIP

501S41N431JT4T Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Johanson Dielectrics
package instruction	, 1210
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.00043 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e0
Manufacturer's serial number	501S41
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, PUNCHED, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	500 V
size code	1210
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

IGH

OLTAGE

URFACE

OUNT

MLCC

250 - 6,000 VDC

These high voltage capacitors feature a special internal

electrode design which reduces voltage concentrations by

distributing voltage gradients throughout the entire capacitor.

This unique design also affords increased capacitance values

in a given case size and voltage rating. The capacitors are

designed and manufactured to the general requirement of

EIA198 and are subjected to a 100% electrical testing making

them well suited for a wide variety of telecommunication,

commercial, and industrial applications.

PPLICATIONS

• Analog & Digital Modems

• Lighting Ballast Circuits

• DC-DC Converters

• LAN/WAN Interface

• Voltage Multipliers

• Back-lighting Inverters

NOW AVAILABLE

with Polyterm

soft termination option for

demanding environments & processes. Visit our website for full details.

ASE

IZE

JDI /EIA

Inches

E/B

.080 ±.010

.050 ±.010

.055 Max.

.020 ±.010

.125 ±.010

.062 ±.010

.067 Max.

.020 ±.010

(mm)

(2.03 ±.25)

(1.27 ±.25)

(1.40)

(0.51±.25)

(3.17 ±.25)

(1.57 ±.25)

(1.70)

(0.51±.25)

Rated

Voltage

250

500

630

1000

250

500

630

1000

2000

3000

250

500

630

1000

2000

3000

500

630

1000

2000

3000

4000

5000

6000

VDC

APACITANCE

ELECTION

NPO Dielectric

Minimum

Maximum

1.0

680

560

390

1500

1200

1000

220

3900

2700

1800

560

220

4700

3300

2200

820

470

180

X7R Dielectric

Minimum

Maximum

1000

100

1000

100

1000

100

1000

100

0.022

0.010

6800

4700

0.068

0.047

0.027

0.018

4700

1000

0.220

0.100

0.056

0.047

3900

2700

0.100

0.068

0.047

8200

3900

2200

1000

100

µF

R15/0805

R18/1206

S41/1210

E/B

.125 ±.010

.095 ±.010

.080 Max.

.020 ±.010

(3.18 ±.25)

(2.41 ±.25)

(2.03)

(0.51±.25)

R29/1808

E/B

.189 ±.010

.080 ±.010

.085 Max.

.020 ±.010

(4.80 ±.25)

(2.03 ±.25)

(2.16)

(0.51±.25)

Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2

( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.

www.johanson dielectrics.com

Recommended Resources

Roadblock flashing warning light circuit (3)

50MHz, 10W transmitter

+5V to +15V voltage converter circuit diagram

Three-dial combination combination lock

CMOS touch lock key circuit

Automatic charger circuit with discharge function

Class C High Frequency Electronic Circuit Teaching Plan.doc--Power Amplifier-: Class C High Frequency Electronic Circuit Teaching Plan.doc--Power Amplifier--EDN Electronic Design Technology...; wangwei20060608 MCU

What exactly is the difference between IBUFDS and IBUFGDS: The following is the information I got from the Xilinx official forumThe definitions of the two refer to the following descriptions: IBUFDS: This design element is an input buffer that supports low-vo...; heningbo FPGA/CPLD

When modelsim simulates verilog, it reports Missing instance name. What is the reason?: When using modelsim to simulate verilog , I create two .v files nand_2.v and test_ for _nand.v. The compilation is successful. However, when simulating test_for_nand.v, an error is reported: # ** Erro...; eeleader-mcu FPGA/CPLD

PWM output of STM32: ) Initialization function definition: void TIM_Configuration(void); //Define TIM initialization function d) Initialization function call: TIM_Configuration(); //TIM initialization function call e) Ini...; ptwhero stm32/stm8

CC4029-4-bit binary decimal up/down counter.rar: This article introduces the CC4029-4-bit binary decimal up/down counter in detail....; rain Analog electronics

In the USB interface experiment, the host computer does not display any information. What is the reason?: When learning the USB interface experiment, I simulated according to the correct steps, but there was no information displayed in the host computer window, as shown in the figureAccording to the data ...; ttxs_2013 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components