501S41N560JF6U datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 501S41N560JF6U

501S41N560JF6U: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 500V, C0G, 0.000056uF, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size138KB，2 Pages; ManufacturerJohanson Dielectrics; Environmental Compliance

Download Datasheet Parametric View All

501S41N560JF6U Overview

CAPACITOR, CERAMIC, MULTILAYER, 500V, C0G, 0.000056uF, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT

501S41N560JF6U Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Johanson Dielectrics
package instruction	, 1210
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.000056 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Manufacturer's serial number	501S41
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, EMBOSSED, 13 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	500 V
size code	1210
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

IGH

OLTAGE

URFACE

OUNT

MLCC

250 - 6,000 VDC

These high voltage capacitors feature a special internal

electrode design which reduces voltage concentrations by

distributing voltage gradients throughout the entire capacitor.

This unique design also affords increased capacitance values

in a given case size and voltage rating. The capacitors are

designed and manufactured to the general requirement of

EIA198 and are subjected to a 100% electrical testing making

them well suited for a wide variety of telecommunication,

commercial, and industrial applications.

PPLICATIONS

• Analog & Digital Modems

• Lighting Ballast Circuits

• DC-DC Converters

• LAN/WAN Interface

• Voltage Multipliers

• Back-lighting Inverters

NOW AVAILABLE

with Polyterm

soft termination option for

demanding environments & processes. Visit our website for full details.

ASE

IZE

JDI /EIA

Inches

E/B

.080 ±.010

.050 ±.010

.055 Max.

.020 ±.010

.125 ±.010

.062 ±.010

.067 Max.

.020 ±.010

(mm)

(2.03 ±.25)

(1.27 ±.25)

(1.40)

(0.51±.25)

(3.17 ±.25)

(1.57 ±.25)

(1.70)

(0.51±.25)

Rated

Voltage

250

500

630

1000

250

500

630

1000

2000

3000

250

500

630

1000

2000

3000

500

630

1000

2000

3000

4000

5000

6000

VDC

APACITANCE

ELECTION

NPO Dielectric

Minimum

Maximum

1.0

680

560

390

1500

1200

1000

220

3900

2700

1800

560

220

4700

3300

2200

820

470

180

X7R Dielectric

Minimum

Maximum

1000

100

1000

100

1000

100

1000

100

0.022

0.010

6800

4700

0.068

0.047

0.027

0.018

4700

1000

0.220

0.100

0.056

0.047

3900

2700

0.100

0.068

0.047

8200

3900

2200

1000

100

µF

R15/0805

R18/1206

S41/1210

E/B

.125 ±.010

.095 ±.010

.080 Max.

.020 ±.010

(3.18 ±.25)

(2.41 ±.25)

(2.03)

(0.51±.25)

R29/1808

E/B

.189 ±.010

.080 ±.010

.085 Max.

.020 ±.010

(4.80 ±.25)

(2.03 ±.25)

(2.16)

(0.51±.25)

Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2

( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.

www.johanson dielectrics.com

Recommended Resources

Two common-emitter transistor amplifiers connected to form a directly coupled two-stage amplifier

Interface circuit between CMOS and switching amplifier b

Soft start regulated power supply circuit 2

Boost converter circuit diagram using MAX641

AGC amplifier

ECG simulator circuit

Why does the data address start from 0x0a000002? What is the basis for this address?: ARM uses bus mode to control 1602 LCD command word address and data address starting address is defined as follows: #define cmdaddr (*(volatile U16 *)0x0a000000) //nGCS5 address starts from 0x0a00,000...; 秋水-剑圣 Test/Measurement

Problems with C programming under single chip microcomputer: #includeunsigned char i,j; unsigned char code tab[]={0xbf,0x86,0xdb,0xcf,0xe6,0xed,0xfd, 0x87,0xff,0xef} ; void Init_Com() { TMOD = 0x20; PCON = 0x00; SCON = 0x50; TH1 = 0xFd; TL1 = 0xFd; TR1 = 1; } v...; lhuahua Embedded System

How to ground the mounting holes of Allegro: What should I do if I want to ground the mounting holes?...; 安圣基 PCB Design

【Learning Experience Wireless】Bluetooth Low Energy BLE Data Collection: swru191d .pdf CC253X/CC254X DATASHEET, which describes the 8051 core, as well as the physical device layer of zigbee and Bluetooth. We don't need to pay attention to the relevant content of zigbee [ur...; Sur Wireless Connectivity

USB Type-C PCB package send me one: [i=s]This post was last edited by liyiui on 2017-8-19 17:20[/i] I have finished drawing it myself, thank you everyone!...; liyiui PCB Design

Why can’t privileged students come up with a solution for their first experiment? . .: RT, module Divider_verilog( clk, rst_n, fm ); input clk; //clock signal, 50MHz input rst_n; //reset signal, low level valid output fm; //buzzer, 0--ring, 1--not ring assign fm = 1'b0; reg[5:0] cnt; al...; shuaigezhou FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components