EEWORLDEEWORLDEEWORLD

Part Number

Search

3640F50026P1FCT

Description
Ceramic Capacitor, Multilayer, Ceramic, 500V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.0000261uF, 3640,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

3640F50026P1FCT Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.0000261uF, 3640,

3640F50026P1FCT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerKnowles
package instruction, 3640
Reach Compliance Codecompli
capacitance0.0000261 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
length9.2 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 7 Inch
positive tolerance1%
Rated (DC) voltage (URdc)500 V
series3640(500,FGJK,C0G)
size code3640
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
width10.16 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
filter_solutions 13.2.5 Filter Design Software
[i=s]This post was last edited by paulhyde on 2014-9-15 03:09[/i]Very useful filter design software......
ytuglt Electronics Design Contest
EMC design information of circuit schematics is available for study!
EMC design information for circuit schematics...
qwqwqw2088 Analogue and Mixed Signal
ARM Beginner's Manualzz
ARM Basics...
163com ARM Technology
EEWORLD University - Hejian Software Classroom - What kind of EDA tools are needed for advanced packaging?
Hejian Software Engineering Classroom - What kind of EDA tools does advanced packaging need? : https://training.eeworld.com.cn/course/67764How to relieve the pressure of advanced packaging designers? ...
EE大学堂 Analog electronics
【Design Tools】Research on Radiation-Resistant Design Technology of Xilinx SRAM FPGA
Aiming at the feasibility of Xilinx SRAM FPGA in space application, the structure of Xilinx SRAM FPGA and the influence of space radiation effect on this structure FPGA are analyzed. It is pointed out...
GONGHCU FPGA/CPLD
A novice's urgent help~~CPU problem
The 8088 CPU of a certain system has 20 address buses and 8 data buses. The memory system consists of 8KB of ROM (using 2K*8-bit 2716 chips) and 1KB of RAM (using 1K*4-bit 2142 chips). The decoder use...
lurh0123 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2311  1308  115  2335  2703  47  27  3  48  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号