EEWORLDEEWORLDEEWORLD

Part Number

Search

PCX7457MGHY1250NC

Description
RISC Microprocessor, 32-Bit, 1250MHz, CMOS, CBGA483, 29 X 29 MM, 1.27 MM PITCH, ROHS COMPLIANT, CERAMIC, BGA-483
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size917KB,60 Pages
ManufacturerAtmel (Microchip)
Environmental Compliance
Download Datasheet Parametric View All

PCX7457MGHY1250NC Overview

RISC Microprocessor, 32-Bit, 1250MHz, CMOS, CBGA483, 29 X 29 MM, 1.27 MM PITCH, ROHS COMPLIANT, CERAMIC, BGA-483

PCX7457MGHY1250NC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAtmel (Microchip)
Parts packaging codeBGA
package instructionBGA,
Contacts483
Reach Compliance Codecompli
ECCN code3A001.A.2.C
Other featuresALSO OPERATES AT 1.3V SUPPLY
Address bus width36
bit size32
boundary scanYES
maximum clock frequency167 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-CBGA-B483
JESD-609 codee1
length29 mm
low power modeYES
Number of terminals483
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height2.8 mm
speed1250 MHz
Maximum supply voltage1.15 V
Minimum supply voltage1.05 V
Nominal supply voltage1.1 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width29 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Base Number Matches1
Features
3000 Dhrystone 2.1 MIPS at 1.3 GHz
Selectable Bus Clock (30 CPU Bus Dividers up to 28x)
13 Selectable Core-to-L3 Frequency Divisors
Selectable MPx/60x Interface Voltage (1.8V, 2.5V)
Selectable L3 Interface of 1.8V or 2.5V
P
D
Typical 12.6W at 1 GHz at V
DD
= 1.3V; 8.3W at 1 GHz at V
DD
= 1.1V, Full Operating
Conditions
Nap, Doze and Sleep Modes for Power Saving
Superscalar (Four Instructions Fetched Per Clock Cycle)
4 GB Direct Addressing Range
Virtual Memory: 4 Hexabytes (2
52
)
64-bit Data and 36-bit Address Bus Interface
Integrated L1: 36 KB Instruction and 32 KB Data Cache
Integrated L2: 512 KB
11 Independent Execution Units and Three Register Files
Write-back and Write-through Operations
f
INT
Max = 1 GHz (1.2 GHz to be Confirmed)
f
BUS
Max = 133 MHz/166 MHz
PowerPC 7457
RISC
Microprocessor
PC7457
Description
The PC7457 is implementations of the PowerPC
®
microprocessor family of reduced
instruction set computer (RISC) microprocessors. This document describes pertinent
electrical and physical characteristics of the PC7457.
The PC7457 is the fourth implementation of the fourth generation (G4) microproces-
sors from Freescale. The PC7457 implements the full PowerPC 32-bit architecture
and is targeted at networking and computing systems applications. The PC7457 con-
sists of a processor core, a 512 Kbyte L2, and an internal L3 tag and controller which
support a glueless backside L3 cache through a dedicated high-bandwidth interface.
The core is a high-performance superscalar design supporting a double-precision
floating-point unit and a SIMD multimedia unit. The memory storage subsystem sup-
ports the MPX bus interface to main memory and other system resources. The L3
interface supports 1, 2, or 4M bytes of external SRAM for L3 cache and/or private
memory data. For systems implementing 4M bytes of SRAM, a maximum of 2M bytes
may be used as cache; the remaining 2M bytes must be private memory.
Note that the PC7457 is a footprint-compatible, drop-in replacement in a PC7455
application if the core power supply is 1.3V.
Rev. 5345D–HIREL–07/06
About RST
The book says that rst resets once every two machine cycles. Does it reset again when the program is executed? Is it wrong in the book or I misunderstood? I am new to this, please give me some advice....
flyinsky1215 Embedded System
[Evaluation of Motor Kit P-NUCLEO-IHM]-2.4, Software Analysis--Code Compilation and Debugging
[i=s]This post was last edited by yang_alex on 2018-7-4 00:07[/i] In the previous post, I talked about code generation, which I think is very convenient. But when I compiled it, I found a big pit! Aft...
yang_alex stm32/stm8
[Help] Regarding some buttons being able to enter interruption without enabling AFIO, please help
[i=s] This post was last edited by gogc on 2009-12-15 15:48 [/i]Program introduction: Use Red Bull USER1:PA8, USER2:D3 buttons to generate interrupts, and turn on and off LEDs through different interr...
fe750 stm32/stm8
What are the ways of remote monitoring and which one is better?
1. Analog camera + video card (computer) This method was used more frequently in the past few years because it was more affordable. Generally, free domain name resolution service was used. Now few peo...
老夫子 Industrial Control Electronics
Has the battle for the building begun?
What time does the battle for the building start? Let's come up with some rules first!...
蓝雨夜 Microcontroller MCU
How to use SetTimer in a thread
I am writing a Windows CE stream driver and want to use the SetTimer function to generate a timer, and then have it automatically send data or start a thread after starting it. I don't know how to do ...
kkhtkkht Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2155  764  1732  2837  918  44  16  35  58  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号