SY0004-1.544-51.84-38.88-1.544 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> SY0004-1.544-51.84-38.88-1.544

SY0004-1.544-51.84-38.88-1.544: DescriptionSupport Circuit, 1-Func, 3.90 X 2.40 INCH, 0.90 INCH HEIGHT, PACKAGE-24; CategoryWireless rf/communication Telecom circuit; File Size101KB，5 Pages; ManufacturerRaltron; Websitehttp://www.raltron.com/

Download Datasheet Parametric View All

SY0004-1.544-51.84-38.88-1.544 Overview

Support Circuit, 1-Func, 3.90 X 2.40 INCH, 0.90 INCH HEIGHT, PACKAGE-24

SY0004-1.544-51.84-38.88-1.544 Parametric

Parameter Name	Attribute value
Maker	Raltron
package instruction	,
Reach Compliance Code	compli
JESD-30 code	R-XDMA-P24
length	99.06 mm
Number of functions	1
Number of terminals	24
Maximum operating temperature	60 °C
Minimum operating temperature	-20 °C
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
Nominal supply voltage	5 V
surface mount	NO
Telecom integrated circuit types	ATM/SONET/SDH SUPPORT CIRCUIT
Temperature level	OTHER
Terminal form	PIN/PEG
Terminal pitch	7.62 mm
Terminal location	DUAL
width	60.96 mm
Base Number Matches	1

Preview

Download Datasheet

View All

SYNCHRONOUS EQUIPMENT CLOCK

STRATUM 3E CLOCK UNIT – SY0004

Model SY0004

Date: March 21-00

PRELIMINARY

•

INTRODUCTION

The SY-0004 is an accurate time and frequency source that has been designed as a module level subsystem. The

module is designed to work within ATM, SONET, SDH, and wireless systems where synchronization is vital. The

SY-0004 is an excellent synchronization solution for timing, jitter and wander topics specified within ITU-T

Recommendations G.812, and Bellcore GR-1244-CORE. The SY-0004 is designed for Stratum 3E applications,

but also has certain features that can make it useful for other kinds of system clocks.

•

FEATURES

A synchronization solution for timing, jitter and wander concerns in a single module.

Complies with ITU-T Recommendations G.812 - Type III and Bellcore GR-1244-CORE for Stratum 3E

applications.

Supports four modes of operation: Locked to Reference 1, Locked to Reference 2, Holdover and Free-run.

Accepts reference inputs from two independent sources from 8 kHz to 77.76 MHz.

Provides two outputs up to 77.76 MHz and one up to 2.048MHz.

Loop filtering utilizing application specific software in the digital signal processor (DSP).

Continuously monitors and evaluate input reference signals.

Creates a history buffer for Holdover mode operation.

Manual or Automatic selection between timing modes.

Alarm and status signal.

Host interface and JTAG port.

Small dimensions of 3.9 x 2.4 x 0.9 inch.

•

APPLICATION

The SY-0004 performs clock regeneration as a Synchronous Equipment Clock (SEC), or STRATUM 3E in ATM,

SDH, PDH, and SONET networks. It is designed for manufacturers of network equipment, especially Access

Switches, Core Switches, Cross Connects, Digital Multiplexers-Exchangers, and SDH/SONET equipment. The unit

is also suitable for PCS, WLL, and Wireless Base Stations. Wherever a Timing unit with high performance

specifications is required, the SY0004 can be integrated into the network system and provide all necessary

frequencies and interfaces. The input stage can receive two different input reference signals at various rates from

4 kHz to 77.76 MHz. An optional application can be achieved by integrating the SY0004 with a low cost GPS

receiver and locking it to the GPS 1 pps output signal.

RALTRON ELECTRONICS CORP.

10651 N.W.19 St

Florida 33172

U.S.A.

Tel: 305 593-6033

Fax: 305-594-3973

e-mail: sales@raltron.com

Internet: http:/www.raltron.com

SYNCHRONOUS EQUIPMENT CLOCK

STRATUM 3E CLOCK UNIT – SY0004

Alarms and Statuses

T.S

OCXO

Ex.Ref.1 1

Ex.Ref.2

MUX,

FPD,

Counters

Logic

OUT 3

DSP

(RAM,

FLASH)

DDS

Output

PLL

Synthesizer

OUT 2

OUT 1

Control Inputs

SPI

JTAG

Figure 1. - The functional block diagram of SY0004

•

DESCRIPTION

The SY0004 synchronization module is a Digital PLL (DPLL), which utilizes application specific software in the

digital signal processor (DSP). The DSP is complemented by fast hardware logic (CPLD) where all multiplexers,

counters, dividers, phase detectors, output frequency converters and other control logic circuits are completely

implemented. The module uses Direct Digital Synthesis (DDS) technique combine with high stability OCXO in

order to provide accurate and fast response in the DPLL and eliminate requirements for an OCXO with high pull.

The output of the DDS is connected to an output PLL synthesizer that generates two output signals. The third

output comes from DDS. The SY0004 provides several other features such as: switching between the references

inputs on the basis of monitoring and estimation of the input signals and internal state diagram; real time

calculation of the filtering algorithm for jitter and wander in according to the approved standards; alarm, status and

messaging functions; controlling the internal references in regard of frequency vs. temperature (utilizing

temperature measurement with T.S.), aging and calibration effects etc. The three wires serial communication

interface - SPI provides flow of messages between the module and host computer. The JTAG interface provides

an easy way for re-programming the unit with future versions of software without removing from the systems.

The module operates in the following four timing modes:

Free-run

In this mode the unit is unlocked to either of the inputs. The accuracy of the output frequencies in this mode is

±4.6ppm. Free-run mode is typically used when a master clock source is required, not valid history of data for the

Holdover mode, or immediately following system power-up before network synchronization is achieved. In the

Free-run Mode, the SY0004 provides timing and synchronization signals that are based on the accuracy of on-

board oscillators only, and are not synchronized to the reference signals.

Holdover

In this mode the module has lost its reference inputs and is utilizing stored timing data, called history, to control the

output frequency. Holdover Mode is typically used while network synchronization is temporarily disrupted. In

Holdover Mode, the SY0004 provides timing, based on data from the history buffer, while unlocked to an external

reference signal. The history data is determined while the device is locked to an external reference signal. The

stability of the output signal in holdover mode depends primarily on the stability of on-board oscillator and should

be better then 10ppb in the first 24 hours. The SY0004 uses an OCXO as an on-board oscillator but other types of

oscillators are available.

Locked to Ref.1

In this mode the output of the module is phase locked to input reference 1.

RALTRON ELECTRONICS CORP.

10651 N.W.19 St

Florida 33172

U.S.A.

Tel: 305 593-6033

Fax: 305-594-3973

e-mail: sales@raltron.com

Internet: http:/www.raltron.com

Recommended Resources

This application circuit of LM135-235-335b

CJ-12 type excitation regulating machine circuit

6V regulated power supply circuit with input short circuit protection

TIL probe circuit

A diode rectifier energy consumption braking circuit

Seven essential conditions for starting a business - do you have them?: [size=3][font=宋体]For those who have devoted themselves to the business world, starting a business is a dream. But how easy is it to start a business? Relevant experts have summarized the seven necessa...; tecfighter Talking about work

Learn Verilog and come and have a look: I just started learning Verilog, I hope you guys can give me some pointers and share some good information with me....; 很坏 FPGA/CPLD

The history of the development of voltage-stabilized power supply: The history of the development of voltage stabilized power supply can be traced back to the 19th century. When Edison invented the electric light, he had considered the voltage stabilizer. By the begi...; 尘海月 Analog electronics

ARM-Linux driver--DM9000 network card driver analysis (Part 3): ARM-Linux driver--DM9000 network card driver analysis (three) Hardware platform: FL2440 (s3c2440) Kernel version: 2.6.35 Host platform: Ubuntu11.04 Kernel version: 2.6.39 Cross compiler: arm-linuc-gcc...; genefang Linux and Android

Why do many domestic chip information require signing an NDA before obtaining it?: I have recently come into contact with some domestic chip manufacturers. Many of them have to sign NDA (non-disclosure agreement) to buy development boards and obtain information. Some of them need to...; littleshrimp Domestic Chip Exchange

How to use custom fifo in quartusII: How to use custom fifo in quartusII? It's the first time to use it. I don't know how to control full, almost_full, empty, empty_full, prog_full, prog_empty.And the levels when they are effective, plea...; hxing FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components