W3H128M72E2667SBM datasheet, PDF

Datasheet> All Categories > storage> storage> W3H128M72E2667SBM

W3H128M72E2667SBM: Description128MX16 DDR DRAM, 0.5ns, PBGA208, 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208; Categorystorage storage; File Size993KB，31 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

W3H128M72E2667SBM Overview

128MX16 DDR DRAM, 0.5ns, PBGA208, 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208

W3H128M72E2667SBM Parametric

Parameter Name	Attribute value
Maker	Microsemi
Parts packaging code	BGA
package instruction	16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208
Contacts	208
Reach Compliance Code	unknow
access mode	MULTI BANK PAGE BURST
Maximum access time	0.5 ns
Other features	AUTO/SELF REFRESH; LG-MAX; WD-MAX
JESD-30 code	R-PBGA-B208
length	22.15 mm
memory density	2147483648 bi
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	208
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	128MX16
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Certification status	Not Qualified
Maximum seat height	5.15 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	16.15 mm

Preview

Download Datasheet

View All

White Electronic Designs

W3H128M72E-XSBX

128M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package

FEATURES

Data rate = 667, 533, 400

Package:

• 208 Plastic Ball Grid Array (PBGA), 16 x 22mm

• 1.0mm pitch

Core Supply Voltage = 1.8V ± 0.1V

I/O Supply Voltage = 1.8V ± 0.1V - (SSTL_18

compatible)

Differential data strobe (DQS, DQS#) per byte

Internal, pipelined, double data rate architecture

4-bit prefetch architecture

DLL for alignment of DQ and DQS transitions with

clock signal

Eight internal banks for concurrent operation

(Per DDR2 SDRAM Die)

Programmable Burst lengths: 4 or 8

Auto Refresh and Self Refresh Modes

On Die Termination (ODT)

Adjustable data – output drive strength

Programmable CAS latency: 4, 5 or 6

* This product is under development, is not qualiﬁed or characterized and is subject

to change or cancellation without notice.

CK/CK# Termination options available

• 0 ohm, 20 ohm

Posted CAS additive latency: 0, 1, 2, 3 or 4

Write latency = Read latency - 1* t

Commercial, Industrial and Military Temperature

Ranges

Organized as 128M x 72

Weight: W3H128M72E-XSBX - 4 grams max

BENEFITS

56% space savings vs. FBGA

Reduced part count

50% I/O reduction vs FBGA

Reduced trace lengths for lower parasitic

capacitance

Suitable for hi-reliability applications

FIGURE 1 – DENSITY COMPARISONS

CSP Approach (mm)

11.5

W3H128M72E-XSBX

14.0

FBGA

White Electronic Designs

W3H128M72E-XSBX

56%

50%

Area

I/O

Count

5 x 161mm

= 805mm

5 x 84 balls = 420 balls

352mm

208 Balls

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

December 2008

Rev. 4

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

White Electronic Designs

TABLE 1 – BALL DESCRIPTIONS

Symbol

ODT

Type

Input

Description

W3H128M72E-XSBX

On-Die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When

enabled, ODT is only applied to each of the following balls: DQ0–DQ71, LDM, UDM, LDQS, LDQS#, UDQS, and

UDQS#. The ODT input will be ignored if disabled via the LOAD MODE command.

Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing

of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS/DQS#) is referenced to the

crossings of CK and CK#.

Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the

DDR2 SDRAM. The speciﬁc circuitry that is enabled/disabled is dependent on the DDR2 SDRAM conﬁguration

and operating mode. CKE LOW provides PRECHARGE power-down mode and SELF-REFRESH action (all banks

idle), or ACTIVE power-down (row active in any bank). CKE is synchronous for power-down entry, Power-down

exit, output disable, and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding

CKE, and ODT) are disabled during power-down. Input buffers (excluding CKE) are disabled during self refresh.

CKE is an SSTL_18 input but will detect a LVCMO SLOW level once V

is applied during

ﬁ

rst power-up. After

REF

has become stable during the power on and initialization sequence, it must be maintained for proper

operation of the CKE receiver. For proper SELF-REFRESH operation, V

REF

must be maintained.

Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands

are masked when CS# is registered HIGH.

Command inputs: RAS#, CAS#, WE# (along with CS#) deﬁne the command being entered.

Input data mask: DM is an input mask signal for write data. Input data is masked when DM is concurrently sampled

HIGH during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM

loading is designed to match that of DQ and DQS balls. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for

upper byte DQ8–DQ15, of each of U0-U4

Bank address inputs: BA0–BA2 deﬁne to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is

being applied. BA0–BA2 deﬁne which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the

LOAD MODE command.

Continued on next page

CK, CK#

Input

CKE

Input

CS#

RAS#, CAS#,

WE#

LDM, UDM

Input

BA0–BA2

Input

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

December 2008

Rev. 4

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

Recommended Resources

Wiring diagram of speed-adjustable electric fan motor with shaking head function

SANYO 1100W vacuum cleaner motor drive circuit

DC inverting amplifier with gain determined by circuit ratio

High power DC motor overcurrent protection circuit

inhibit gate circuit

845E computer motherboard circuit diagram_18

Analog quantity acquisition module Analog quantity input and output module Analog quantity detection module PWM control module: 1. Functional characteristics 1. 8-bit high-performance microcontroller as the main control chip, 6 times the speed of ordinary microcontrollers; 2. The main power supply uses 9V AC, and 12V DC can al...; 526417410 Industrial Control Electronics

Introduction to basic parameters of analog switches and multiplexers: By: Rock Su, Field Application EngineerIn test and measurement related applications, analog switches and multiplexers are widely used, such as gain adjustment of op amps, time-sharing acquisition of m...; alan000345 Microcontroller MCU

How to add RS485 between USB-UART? The CH341 chip used as USB-UART.: Please give me some advice. I use the CH341 chip as a USB to UART chip for communication. However, according to the requirements of my superiors, I need to add a 485 between the CH341 and the microcon...; kangqiaoyibie Integrated technical exchanges

Help: How to write a timer interrupt!! Waiting online: Title: Use timer 0 to turn an LED on and off every 2 seconds. The interval between on and off is 2 seconds. The clock is 12 MHZ....; hxxhxx Embedded System

Remote serial port debugging tool: Step 1: Initiate a connection The software initiates the connection using the remote ID and password. One of the two communicating parties first uses other communication tools to send his ID and passw...; dorasoft Download Centre

Wince application cannot intercept VK_MENU key: [code] //Send.exe keybd_event(VK_MENU, 0x0, KEYEVENTF_SILENT, 0); keybd_event(VK_MENU, 0x0, KEYEVENTF_SILENT | KEYEVENTF_KEYUP, 0); //Rev.exe BOOL CRev::PreTranslateMessage(MSG* pMsg) { // TODO: Add y...; 美丽的错误 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components