ZL10037LCG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Other integrated circuit (IC)> Consumption circuit> ZL10037LCG

ZL10037LCG: DescriptionConsumer IC, PQCC28; CategoryOther integrated circuit (IC) Consumption circuit; File Size411KB，33 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric Compare View All

ZL10037LCG Overview

Consumer IC, PQCC28

ZL10037LCG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microsemi
Parts packaging code	QFN
Contacts	28
Reach Compliance Code	unknow
JESD-30 code	S-PQCC-N28
Number of terminals	28
Maximum operating temperature	85 °C
Minimum operating temperature	-10 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QCCN
Encapsulate equivalent code	LCC28,.2SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	3.3 V
Certification status	Not Qualified
Maximum slew rate	215 mA
surface mount	YES
Temperature level	OTHER
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD

Preview

Download Datasheet

View All

ZL10037

Digital Satellite Tuner

with RF Bypass

Data Sheet

Features

•

Direct conversion tuner for quadrature down

conversion from L-band to Zero IF

Symbol rate 1-45 MSps

High sensitivity <-83 dBm at 27.5 MSps

Independent RF AGC and baseband gain control

Fifth order baseband filters with bandwidth

adjustable from 6 to 43 MHz

Fully integrated alignment-free low phase noise

local oscillator

Selectable RF Bypass

C compatible control

3.3 Volt Supply

28 pin 5x5 mm QFN Package

Ordering Information

ZL10037LCG

ZL10037LCF

ZL10037LCG1

ZL10037LCF1

*Pb

28 Pin QFN Trays

28 Pin QFN Tape and Reel

28 Pin QFN* Trays

28 Pin QFN* Tape and Reel

Free Matte Tin

September 2005

-10°C to +85°C

Description

The ZL10037 is a fully integrated direct conversion

tuner for digital satellite receiver systems. It provides

excellent immunity to composite undesired channels.

The device also contains a RF Bypass for connecting

to a second receiver module.

The ZL10037 is simple to use, requiring no alignment

or tuning algorithms and uses a minimum number of

external components. The device is programmable via

a I

C compatible bus.

A complete reference design (ZLE10542) is available

using ZL10313 demodulator.

Applications

•

DVB-S Free-to-Air Satellite receiver systems

8PSK Satellite Receiver Systems

RF AGC

ZL10037

RF Input

Bypass

Output

Quadrature

Control

VCO

PLL

Loop

Filter

Crystal

Figure 1 - Basic Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

ZL10313

QPSK Demodulator

ZL10037

Table of Contents

Data Sheet

1.0 Circuit Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

1.2.1 RF Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

1.2.2 Baseband . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

1.2.3 RF Bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

1.3.1 On Chip VCO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

1.3.2 PLL Frequency Synthesizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

2.0 Register Map and Programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

3.0 Applications Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4.0 Pin Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

5.0 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

6.0 Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

7.0 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

8.0 Typical Performance Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Zarlink Semiconductor Inc.

ZL10037

1.0

1.1

Data Sheet

Circuit Description

Functional Description

The ZL10037 is a single chip wide band direct conversion tuner with integral RF bypass optimised for digital

satellite receiver systems. It provides excellent signal handling capability in the presence of high composite signal

levels.

The device offers a highly integrated solution for a satellite tuner incorporating a low phase noise PLL frequency

synthesizer, the quadrature down converter, a fully integrated local oscillator, and programmable baseband channel

filters. A minimal number of additional peripheral components are required. The crystal reference source can be

also used as the reference for the demodulator.

An I

C compatible bus interface controls all of the tuner functionality.

The ZL10037 contains both hardware and software power down modes.

1.2

1.2.1

Signal Path

RF Input

The tuner RF input signal at a frequency of 950 – 2150 MHz is fed to the ZL10037 RF input pre-amplifier stage.

The signal handling is designed such that no tracking filter is required to offer immunity to input signal composite

overload.

The RF input amplifier feeds an AGC stage, which provides RF gain control. There is additional gain adjustment in

the baseband section. The total AGC gain range will guarantee an operating dynamic range of –92 to –10 dBm.

The RF AGC in the ZL10037 is divided into two stages. The first stage is a continually variable gain control stage,

and provides the main system AGC set under control of the analogue AGC signal generated by the demodulator

section. The second stage is a programmable gain stage to reduce RF gain by 10 dB. This would normally be used

when an external LNA is being used to improve system sensitivity.

The analogue RF AGC is optimised for S/N and S/I performance across the full dynamic range. Typical RF AGC

characteristic and variation of IIP3, IIP2 and NF are shown in Section 8 - Typical Performance Curves.

The output of the AGC stage is coupled to the quadrature mixer where the RF signal is mixed with quadrature local

oscillator signals generated by the on-board local oscillator.

1.2.2

Baseband

The outputs of the quadrature down converter are passed through the baseband filters followed by a programmable

baseband gain stage.

The baseband paths are DC coupled. An integrated DC correction loop prevents saturation due to local oscillator

self-mixing in the converter section. No external components are required for dc correction.

The baseband filters are 5

order Chebychev and provide excellent matching in both amplitude and phase

between the I and Q channels. The filters are fully programmable for 3 dB bandwidths from 6 MHz to 43 MHz. The

recommended filter bandwidth is related to the required symbol rate by the following equation.

−

dBFilterBandwidth fc

SymbolRate

1.35

0.8

This equation makes no allowance for LNB tuning offset at low symbol rates < 10 MS/s.

Zarlink Semiconductor Inc.

ZL10037LCG Related Products

	ZL10037LCG	ZL10037LCF	ZL10037LCF1	ZL10037LCG1
Description	Consumer IC, PQCC28	Consumer IC, PQCC28	Consumer IC, PQCC28	Consumer IC, PQCC28
Is it Rohs certified?	incompatible	incompatible	conform to	conform to
Maker	Microsemi	Microsemi	Microsemi	Microsemi
Parts packaging code	QFN	QFN	QFN	QFN
Contacts	28	28	28	28
Reach Compliance Code	unknow	unknown	compli	compli
JESD-30 code	S-PQCC-N28	S-PQCC-N28	S-PQCC-N28	S-PQCC-N28
Number of terminals	28	28	28	28
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-10 °C	-10 °C	-10 °C	-10 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCN	QCCN	QCCN	QCCN
Encapsulate equivalent code	LCC28,.2SQ,20	LCC28,.2SQ,20	LCC28,.2SQ,20	LCC28,.2SQ,20
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
power supply	3.3 V	3.3 V	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum slew rate	215 mA	215 mA	215 mA	215 mA
surface mount	YES	YES	YES	YES
Temperature level	OTHER	OTHER	OTHER	OTHER
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD

Recommended Resources

RTS505/RTS506 circuit

Transistor drive circuit

Basic application circuit diagram of TL431a Reference source circuit diagram

555 automobile multi-purpose alarm circuit

Computer motherboard circuit diagram 810 4_30

Computer motherboard circuit diagram 815 2_27

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components